

HP-DIO FOUR CHANNEL TERMINAL MULTIPLEXER
FIRMWARE INTERNAL MAINTENANCE SPECIFICATION (IMS)

HEWLETT PACKARD COMPANY Roseville Networks Division 8000 Foothills Boulevard Roseville, California 95678 MAY 9, 1986
Elizabeth Poteet

ones; BITS_0, BITS_1, BITS_2, BITS_3. Each of these is set with the bits to strip on incoming characters according to the data in the most recent configuration change interrupt for that port.

FILES CHANGED -

- MX_VAR Took out declaration for BITS_MSK; added BITS_0, BITS_1, BITS 2, and BITS 3.
- MX4INIT Took out initialization for BITS_MSK. Initialized BITS_0, BITS 1, BITS_2, and BITS 3 instead.
- MX4RX Added parameter to RX macro for the bits mask variable.
- RXERR Same as MX4RX; added parameter to RX macro for bits mask variable.
- MX4TX Took BITS_MSK out of the extrn area. I don't know where it was used or why it was there in the first place. Probably an oversight.
- MXSBR The routine, HSTCON, now passes the bits per character mask value back to the calling routine instead of setting the value in the BITS_MSK variable as before.
- MXPTO, MXPT1, MXPT2, MXPT3 These routines now receive the bits per character mask value in the A register after HSTCON has finished execution and returned. They then save the mask value in the appropriate variable location for that port.
- MX4EQUS The RX macro was changed to include the bit mask variable.

RELIABILITY IMPROVEMENT (1/89 - Randy Stout - Production Engineer)

BRIEF DESCRIPTION - INTERMITTENT BUG IN SELF TEST

SYMPTOM - The 98642 would occasionally (frequency ranging from 1 failure in 10 passes to 1 failure in 800 passes) fail it's on-board Self Test.

REASON - Contrary to the published information, Zilog's CTC chip requires a Reset before interrupts are enabled. Issuing the Reset and the Enable Interrupt in the same control word can lead to a race condition on the chip. If there is an interrupt pending AND the Interrupt Enable occurs before the RESET, the CTC will issue a Z80 Interrupt. This combination occurred during the SIO Test portion of the Self Test, leading technicians to believe the SIO was at fault. The board would often pass Self Test with the new SIO - at least

during the first few cycles through the test.

DLUTION - Since the fault occurred because there was an interrupt pending during the signal race on the CTC, it proved cleaner to remove the pending interrupt than to change the CTC initialization. The pending interrupt resulted from setting all four channels of CTC 1 as 19.2 KBaud generators (at the beginning of the SIO Test). Only the first two channels were actually used as baud rate generators. The third channel was not required until later in the SIO test. There, it is used as a "dead man" timer. By changing

LD B,4 to

LD B,2 at line 0304 (hex) in MX4ST, the intermittent interrupt was eliminated.

OTHER CHANGES - In addition to this one bug the code was cleaned up in other places. Redundant code was removed and the SIOs were initialized according to Zilog's latest recommendations. The source listing is clearly commented at each change.

SECTION SCOPE

This document describes the internal structure of the firmware implemented for the HP-DIO RS-232 4 channel terminal multiplexer card (98642A). Specifically, this document describes:

- 1. All symbols used by the firmware except for symbols used as labels in the instruction sequence
- 2. The firmware data structure
- 3. The function of each firmware module
- 4. Any other information pertinent to the understanding of the firmware

The reader is referred to the following related documents:

- 1. HP-DIO FOUR CHANNEL TERMINAL MULTIPLEXER FIRMWARE EXTERNAL REFERENCE SPECIFICATION (ERS) by Elizabeth Poteet
- 2. HP-DIO FOUR CHANNEL TERMINAL MULTIPLEXER HARDWARE EXTERNAL REFERENCE SPECIFICATION (ERS) by Bob Bortolotto
- 3. Zilog Z80 CPU Technical Manual

- 4. Zilog Z80-SIO Technical Manual
- 5. Zilog Z80-CTC Technical Manual

This document assumes the reader has the full understanding of all the information given in the Hardware and Firmware ERS.

COMMONLY USED ABBREVIATIONS

The following is a list of the abbreviations used in this document.

- RX This is used for Receive, most commonly used to describe the characters which are entering the card from the frontplane.
- TX Transmit; most commonly used to describe the characters that the host is sending to the card to be sent out one of the ports.
- ISR Interrupt Service Routine

OVERVIEW OF FIRMWARE

The purpose of this chapter is to give an overview of the basic structure of the firmware on the FORDYCE card. Except for the Self Test and Initialization routines (see next section), all of the firmware on the card is completely interrupt driven. The interrupts

can come from

either the host via the INT-COND register in the card, the UARTS (SIO's) or the CTC's. The first portion of this chapter gives a somewhat external explanation of all the possible interrupts the card may get. The second portion of this chapter will give an overview of the possible interrupts the card may send to the host (via the COMMAND register) with an explanation of the circumstances which cause the card to send them.

The firmware on the 98642A card can be accessed in three ways:

 System power-up - This causes a card reset and a jump to location 0 in the ROM (the beginning of Self Test). Self Test is executed and, if successful, is followed by Init (card initialization routine). The end of Init is an idle loop that is in essence the main routine of the firmware. All the other firmware on the card is interrupt driven.

- 2. Soft Reset A soft reset is triggered by the host writing
 - a 80H to the RESET/I.D register (Z-80 address 8000H). This causes a NMI interrupt to the Z-80 causing a jump to location 66H in the ROM. This location contains a jump to the Init routine described above.
- 3. Z-80 Interrupt The Z-80 may be interrupted by either the UARTs (SIO) or the Counter Timer Chips (CTC). The following illustrates the types of interrupts associated with each type of chip.
 - SIO Receive interrupt: Incoming data to card
 Transmit interrupt: Outgoing data from the host
 External status interrupt: Modem line changes *(put note
 about ST RTS line)
 - CTC Host interrupt via the COMMAND register Timer interrupts (16 millsec.)

In the following sections, the CTC and SIO interrupt service routines will be identified and briefly described.

SIO - RECEIVE INTERRUPT ROUTINES

there are four ports on the card, there is a Receive Interrupt associated with each port. An incoming character causes a jump to the routine associated with the port which received the character. These routines are functionally identical.

The Receive Interrupt routine basically retrieves the character from the port the interrupt was received on, strips any parity bits, checks the Bit Map location for the character, sends the host a Special Character interrupt if the Bit Map location is set, and places the character in the Receive buffer along with a status byte.

There are also four Receive Error routines which are called instead of the four described above when there is an error (parity, overflow, or framing) associated with a Receive character. These routines are also functionally identical.

The Receive Error routines only differ from the Receive routines in that they first retrieve the type of error from the SIO, and set the appropriate bits in the status byte to indicate the type of error. After this, the rest of the Receive Error routine is the same as the Receive routine.

SIO - TRANSMIT INTERRUPT ROUTINES

As with Receive Interrupts, there is a Transmit routine associated with each port. These interrupts occur when the SIO has already transmitted a character and is ready to transmit another. These routines are also functionally identical.

The Transmit routine first checks that the Transmit buffer is not empty. If not, a character is retrieved and sent to the SIO to be transmitted.

SIO - EXTERNAL STATUS INTERRUPT ROUTINES

These interrupt service routines are called when one of the SIO

channels has a transition on either one of the modem lines or a Break has occurred. There is an External Status routine for each port to determine which condition caused the interrupt. There is also a Break subroutine which all four External Status routines call if the reason for the interrupt was a incoming Break.

CTC - 16 MILLISECOND TIMER INTERRUPT

When the 16 millisecond timer in the CTC times out the Z-80 is interrupted and the Timer Interrupt Service routine is invoked. The purpose of this routine is to send an interrupt to the host to inform it to check the Receive buffers for characters.

CTC - HOST INTERRUPTS

Whenever the host writes a value to the COMMAND register, a Host Interrupt service routine is invoked via CTC 1. The interrupt service routine accesses the COMMAND register to determine the

type of host interrupt called. As described in the ERS, the bits in the COMMAND register represent the types of host interrupts available. They are:

- Port 0 Transmit Buffer Not Empty
- Port 1 Transmit Buffer Not Empty
- Port 2 Transmit Buffer Not Empty
- Port 3 Transmit Buffer Not Empty
- Port 0 Configuration Change
- Port 1 Configuration Change

Port 2 Configuration Change Ort 3 Configuration Change Ort 0 Send Break Port 1 Send Break Port 2 Send Break

Port 3 Send Break Modem Ouput Change

Timer On/Off Self Test On

EQUATE & VARIABLE SYMBOLS DICTIONARY

This chapter defines all the symbols which are not used as a label or subprogram name. All equates and variables used in the firmware are contained in two files: &MX-VAR and &MX4EQUS. The labels defined in &MX-VAR are all of the variables used in the firmware. They will be defined in two section; those that are accessed by both the card and the host and those that are only accessed by the card. The labels defined in &MX4EQUS are equates used throughout the firmware. This file is copied to almost every other file. The labels defined in &MX4EQUS are cross referenced by the files which use each in the individual file descriptions further in this document. This chapter will merely give a description of the usage of each without specifying which firmware module uses them.

SHARED VARIABLES IN &MX-VAR

BD-0: This contains the baud rate value for port 0. BD-1: This contains the baud rate value for port 1. BD-2: This contains the baud rate value for port 2. BD-3: This contains the baud rate value for port 3.

BIT-MAP: This defines the starting address for the Bit Map table

CMND-TAB: This defines the starting address of the COMMAND

register port specific interrupt table.

CONFG-0: Contains the current configuration data code for port 0 CONFG-1: Contains the current configuration data code for port 1 CONFG-2: Contains the current configuration data code for port 2 CONFG-3: Contains the current configuration data code for port 3

ICR-TAB: This defines the starting address of the INT-COND

register port specific interrupt table.

MODM-IN: Contains the current status of the input modem lines

MODM-MASK: Contains the information designating which modem input

lines the host wants to be notified of in the event

of a change.

```
MODM-OUT: Contains the current status of the output modem lines
RHEAD-0: The head pointer index for the Receive FIFO for port 0
RHEAD-1: The head pointer index for the Receive FIFO for port 1
RHEAD-2: The head pointer index for the Receive FIFO for port 2
RHEAD-3: The head pointer index for the Receive FIFO for port 3
RTAIL-0: The tail pointer index for the Transmit FIFO for port 0
RTAIL-1: The tail pointer index for the Transmit FIFO for port 1
RTAIL-2: The tail pointer index for the Transmit FIFO for port 2
RTAIL-3: The tail pointer index for the Transmit FIFO for port 3
ST-COND : Contains the result of Self Test
THEAD-0: The head pointer index for the Transmit FIFO for port 0
THEAD-1: The head pointer index for the Transmit FIFO for port 1
THEAD-2: The head pointer index for the Transmit FIFO for port 2
THEAD-3: The head pointer index for the Transmit FIFO for port 3
TTAIL-0: The tail pointer index for the Transmit FIFO for port 0
TTAIL-1: The tail pointer index for the Transmit FIFO for port 1
TTAIL-2: The tail pointer index for the Transmit FIFO for port 2
TTAIL-3: The tail pointer index for the Transmit FIFO for port 3
UNSHARED VARIABLES (CARD ONLY) - &MX-VAR
BITS-MSK: Contains the mask to strip off parity bits on RX characters
RBRK-0: This is the end-of-break-detected flag for port 0
RBRK-1: This is the end-of-break-detected flag for port 1
RBRK-2: This is the end-of-break-detected flag for port 2
RBRK-3: This is the end-of-break-detected flag for port 3
STAT-0: Contains the bit pattern for the status register - port 0
STAT-1: Contains the bit pattern for the status register - port 1
STAT-2: Contains the bit pattern for the status register - port 2
STAT-3: Contains the bit pattern for the status register - port 3
TEST: This is a general purpose location used in Self Test
TMPTAB: The starting addr. of the temporary table for CMND-TAB data
TMRFLG: The flag which indicates whether the timer is off or on
TONO: Transmitter on/off flag for port 0
```

TON1: Transmitter on/off flag for port 1

N2: Transmitter on/off flag for port 2

WR3-0: Contains the current value in SIO write register 3 for port 0

WR4-0: Contains the current value in SIO write register 4 for port 0

WR5-0: Contains the current value in SIO write register 5 for port 0

WR3-1: Contains the current value in SIO write register 3 for port 1

WR4-1: Contains the current value in SIO write register 4 for port 1

WR5-1: Contains the current value in SIO write register 5 for port 1

WR3-2: Contains the current value in SIO write register 5 for port 1

WR3-2: Contains the current value in SIO write register 3 for port 2

WR4-2: Contains the current value in SIO write register 4 for port 2

WR5-2: Contains the current value in SIO write register 5 for port 2

WR3-3: Contains the current value in SIO write register 5 for port 3

WR4-3: Contains the current value in SIO write register 4 for port 3

WR5-3: Contains the current value in SIO write register 5 for port 3

EQUATES - &MX4EQUS

BEG-BD: Initial value for BD registers - 9600 baud

BEG-CONFG: Initial value for CONFG registers

EAK: Contains bit position value for the status byte break bit

CTC-0-C0 : CTC #0 Channel 0 address (used as pt 0 baud rate generator) CTC-0-C1 : CTC #0 Channel 1 address (used as pt 1 baud rate generator)

CTC-0-C2 : CTC #0 Channel 2 address (used for host interrupts)

CTC-0-C3 : CTC #0 Channel 3 address (unused)

CTC-1-C0 : CTC #1 Channel 0 address (used as pt 2 baud rate generator) CTC-1-C1 : CTC #1 Channel 1 address (used as pt 3 baud rate generator)

CTC-1-C2 : CTC #1 Channel 2 address (used for timer interrupts)

CTC-1-C3 : CTC #1 Channel 3 address (unused)

COM-REG : Address of COMMAND register

CTC-V0: Beginning CTC 0 vector in RAM for Self Test CTC tests

CTC-V1: Beginning CTC 1 vector in RAM for Self Test CTC tests

CTCWRD: CTC Channel Control word value for 16 millsec. timer

ERR-MSK: Mask used to isolate status byte bits in RX Error ISR

ESMSK1: Mask used to isolate modem line input bits in Ext. Stat. ISR

ESMSK2: Mask used to isolate Bit 0 in MODM-IN register

EVAL: Test value in Self Test - NMI test

FRAME: Contains bit position value for Framing error in Status byte

IC-BIT: Bit position in MODM-MASK and MODM-IN reg. for IC bit

INT-CODE: INT-COND register value of Self Test Done interrupt

INT-COND : Address of INT-COND register

INT-REG : Address of Hardware status register - INT-REG

MOD-INT: INT-COND bit for Input Modem Line Change interrupt

OVRRUN: Contains bit position value for Overrun error in Status byte

PARITY: Contains bit position value for Parity error in Status byte

PASS: Value of ST-COND register when Self Test passes

PORTO: Bit position for port specific int. in INT-COND reg. - port 0 PORT1: Bit position for port specific int. in INT-COND reg. - port 1 PORT2: Bit position for port specific int. in INT-COND reg. - port 2 PORT3: Bit position for port specific int. in INT-COND reg. - port 3

RAM-BEG: Address of beginning of RAM

RAM-SEG: Number of 256 byte segments in RAM - used in Self Test

RAM-SIZ: Number of bytes in RAM

RESET: Address of RESET/ID register

ROM-BEG: Address of beginning of ROM

ROM-END: Address of last byte of ROM

ROM-SEG: Number of 4K segments of ROM - used in Self Test

RX-BASE0: High byte of RX FIFO tail pointer indexes - port 0 RX-BASE1: High byte of RX FIFO tail pointer indexes - port 1 RX-BASE2: High byte of RX FIFO tail pointer indexes - port 2 RX-BASE3: High byte of RX FIFO tail pointer indexes - port 3

M-REG : Address of Semaphore register

SIO-0-AD: SIO #0 Channel A data address SIO-0-AC: SIO #0 Channel A control address SIO-0-BD: SIO #0 Channel B data address SIO-0-BC: SIO #0 Channel B control address

SIO-1-AD : SIO #1 Channel A data address

SIO-1-AC: SIO #1 Channel A control address SIO-1-BD: SIO #1 Channel B data address SIO-1-BC: SIO #1 Channel B control address

SPEC-ICR: ICR-TAB bit position value for Special Character interrupt

ST-COND: Address of ST-COND register (this is also defined in &MX-VAR Its a case of overkill but was done before this was written)

ST-INT: INT-COND bit position value for Self Test interrupt

SVAL: Test value used in Self Test - NMI test

TEST: Address of general purpose test location (this is also defined in &MX-VAR as is ST-COND - another case of overkill)

TFIFO-0: Low byte base for TX head pointer index for port 0 TFIFO-1: Low byte base for TX head pointer index for port 1 TFIFO-2: Low byte base for TX head pointer index for port 2 TFIFO-3: Low byte base for TX head pointer index for port 3

TME-INT: INT-COND bit position value for Time-Out Timer interrupt

TMSK: Mask to isolate the low nibble of the TX head pointer

TMRPRE: CTC prescale value for the 16 millisecond timer


TX-BASE: Contains the high byte value for all of the TX head pointers

VEC: The beginning address of the interrupt vectors in ROM

MEMORY ADDRESS SPACE

The card contains a total of 2K of shared RAM and 8K of ROM. However, the Z-80 has an address space of 64K bytes. The following diagram illustrates the practical division of this address space on the FORDYCE card.

Z80 Address (HEX)



RAM MAP

The following map displays the organization of the 2K of shared RAM on the card.

HOST ADDRESS	(hex)	Z-80 ADDRESS (hex)
8FFF		C7FF
8F61	STACK - 80 BYTES	C7B0
8F5F	TRANSMIT 16 BYTES	C7AF

8F41	FIFO - PORT 0	C7A0			
8F3F	TRANSMIT 16 BYTES	C79F			
8F21	FIFO - PORT 1	C790			
8F1F	TRANSMIT 16 BYTES	C78F			
8F01	FIFO - PORT 2	C780			
8EFF	TRANSMIT 16 BYTES	C77F			
8EE1	FIFO - PORT 3	C770			
8EDF	SHARED RAM REGISTERS	C76F			
8E01	& CONFIG. DATA	C700			
8DFF 8C01	BIT MAP - 256 BYTES	C6FF C600			
8BFF	RECEIVE 256 BYTES	C5FF			
8A01	FIFO - PORT 0	C500			
89FF	RECEIVE 256 BYTES	C4FF			
8801	FIFO - PORT 1	C400			
87FF	RECEIVE 256 BYTES	C3FF			
8601	FIFO - PORT 2	C300			
85FF	RECEIVE 256 BYTES	C2FF			
8401	FIFO - PORT 3	C200			
83FF	SCRATCH 510 BYTES	C1FF			
8005	variables - card only	C002			
8003	COMMAND REG.	C001			
8001	INT-COND REG.	C000			
RAM MAP					

The following is a illustration of ROM showing the file entry points and their placement. The value at the high byte of ROM is a CRC checksum value which is used to test ROM in the Self Test.

	_	-	_	-	_	-	-	-	-	-	_	-	-	-	_	_	-	-	-	-	-	-	-	-
1FFC	١					C	R	C		C	H	E	C	K	S	U	M							1

1FC0	ISIO	& CTC	ISR	VECTORS	
OF2D		unu	sed		1
OFO4		EXT	MR		1
OEA7	1	MXM	OD		1
0E5A	1	MXS	BR		1
ODBA	1	MXF	T3		1
0D1B	1	MXF	T2		1
0C7D	1	MXF	T1		
0BE0	1	MXF	·ΤΟ		_
OAFD		MXE	XT		
0A97		MXH	ST		1
0880	1	MXT	'MR		
0964		MX4	TX		
0798		RXE	RR		
0624	1	RX-	ISR		
0624		MX-	·VAR		
04C0	1	INI	T		1
0000		MX4	ST		_
		ROM	MAP		

HARDWARE CONSIDERATIONS and DEFAULT SETTINGS

The FORDYCE card consists of a Z-80A microprocessor, 2K of RAM (shared), 8K of ROM, two Z-80 CTC's (Counter Timer Clocks), and two Z-80 SIO/2 chips (UARTs). There are 8 DIP switches on the card.

P SWITCH #	USED FOR	DEFAULT	SETTING
0-4	SELECT CODE	13	(DECIMAL)
5,6	CARD INTERRUPT PRIORITY	3	(HIGHEST)
7	CONSOLE CONNECTION - YES OR	NO 0	(NO)

CTC TIMERS

As mentioned previously, there are two CTC chips on the FORDYCE card. Each chip has four counter/timer channels for a total of 8 available on the card. Four of these are used as baud rate generators and one is used as a receive buffer time-out timer. The remaining three channels are unused.

CTC	CHAI	NEL #		USED	FOR					
CTC	#0	CHANNEL	0	BAUD	RATE	GENE	RATOR	FOR	PORT	0
		CHANNEL	1	BAUD	RATE	GENE	RATOR	FOR	PORT	1
		CHANNEL	2	HOST	INTE	RRUPT	LINE			
		CHANNEL	3	UNUSE	ED					
Q c	#1	CHANNEL	0	BAUD	RATE	GENE	RATOR	FOR	PORT	2
		CHANNEL CHANNEL CHANNEL	2		OUT				PORT JFFERS	_

SIO OUTPUT LINES

There are two SIO chips, each of which has two channels and two sets of modem lines.

The following is a summary of the uses of the modem lines. The SYNC lines are included because one will be used as a modem line.

	SIO LINE	MODEM SYMBOL	USED AS
SIO O CHANNEL A	RTS	RS	REQUEST TO SEND - OUTPUT
(PORT 0)	DTR	TR	TERMINAL READY - OUTPUT
	CTS	CS	CLEAR TO SEND - INPUT
	DCD	RR	RECEIVER READY - INPUT

	SYNC	DM	DATA MODE - INPUT
SIO 0 CHANNEL B (PORT 1)	RTS DTR CTS	SR	SIGNAL RATE SELECTOR - OUTPUT UNUSED HOOD DETECT - PORT 1
	DCD	IC	INCOMING CALL - INPUT
SIO 1 CHANNEL A (PORT 2)	RTS DTR		UNUSED UNUSED
	CTS DCD SYNC		HOOD DETECT - PORT 2 UNUSED UNUSED
SIO 1 CHANNEL B (PORT 3)	RTS DTR		ENABLE FRONTPLANE DRIVERS UNUSED
	CTS DCD		HOOD DETECT - PORT 3 UNUSED

NOTE: To detect a hood for Port 0, the firmware will first clear the TR line, then perform a loopback check on the IC and SR lines (These two are looped together in the modem port

test hood).

FIRMWARE PRIORITY SCHEME

All firmware events will be interrupt driven.
When the Z-80 is executing an Interrupt Service Routine, interrupts will be disabled to prevent another interrupt from preempting the current routine. Therefore, the priority of the interrupts is dependent upon the priority of the SIO and CTC channels and their placement on the interrupt daisy chain.
The following is a list of the major firmware events in order of

The following is a list of the major firmware events in order of their priority. (high to low)

- 1. RECEIVE DATA PORT 0
- 2. TRANSMIT DATA PORT 0
- 3. MODEM LINE CHANGES CS, DM, and RR
- 4. RECEIVE DATA PORT 1
- 5. TRANSMIT DATA PORT 1
- 6. MODEM LINE CHANGES IC
- 7. RECEIVE DATA PORT 2
- 8. TRANSMIT DATA PORT 2
- 9. RECEIVE DATA PORT 3

- 10. TRANSMIT DATA PORT 3
- 11. TIMER INTERRUPTS
- 12. HOST INTERRUPTS

TEST HOODS

The FORDYCE card physically has three direct connect RJ-11 ports and one 25 pin standard modem port. As mentioned previously, the modem port may also be used as a direct connect port.

There will be two types of test hoods for the FORDYCE card, one for the direct connect port and one for the modem port. The test hoods for the direct connect ports consist of an RJ-11 plug with the wires looped back. The test hood for the modem port will be a standard 25 pin modem connector with the ouput modem lines connected to the input modem lines.

Any number of test hoods may be connected to the board for Self Test. In other words, during Self Test, the firmware will check each port for a test hood. If no test hood is present on a particular port, the Self Test will simply skip the external loopback test for that port.

DEFAULT LINE CHARACTERISTICS AND FORMAT

When the card powers up, it will set up the UARTs with the fault line characteristics. The host will be able to change these each line characteristic and its default value. The default line characteristics will be the same for each port.

- 1. SPEED 9600 BAUD
- 2. NUMBER OF STOP BITS 1
- 3. PARITY NONE
- 4. NUMBER OF BITS PER CHARACTER 8

DEFAULT BIT MAP

After card initialization, the Bit Map will be cleared (i.e. all locations = 0). In other words, the card will not be set to recognize any character.

DEFAULT TIMER SETTING

The 16 millisecond timer will be off after power up and card initialization. The host is responsible for enabling the timer.

FIRMWARE FILE LIST & OVERVIEW

The following is a list of the files which comprise the firmware and a brief description of which portion of code they contain. Included in the description is the following information: All lables which are either used or defined in the file which have impact on other files (simple in-file jump labels are not included), variables used in the file (all variables in the firmware are defined in the file &MX-VAR), and all macros called in the file (all macros used in the firmware are contined in the file &MX4EQUS).

The

order in which the files are described below is the order that they were loaded

in on the final loading of the FORDYCE firmware. The first file listed occupies address 0000 and the rest follow in order. Several of the files contain absolute code segments. However, this detail will be described in the individual detailed explanations of each code module. The "%" in front of each filename denotes that the file contains the object code.

The term "Public Labels" will be used to denote those labels which are defined in the file being described but used in other files. The term "External Labels" will be used to denote the opposite; those labels which are defined in other files and used in the currently described file. The term "Variables" will be used to describe those labels which are used to define a portion of RAM address space. As mentioned above, all of the variables in the firmware are defined in the file %MX-VAR and are therefore external to all of the other files.

%MX4ST - This file contains the entire Self Test.

Public Labels: MX4ST, CTC-ERRO

External Labels: INIT, Variables: ST-COND, TEST

%MX4INIT - The cards' initialization code is contained in this file.
At the end of the initialization, the file also contains the
"do nothing" loop that occupies the card while waiting for interrupts. %MX4EQUS is copied to this file.

Public Labels: INIT, BD-TAB

External Labels: TX-0,TX-1,TX-2,TX-3,REC-0,REC-1,REC-2,REC-3,RX-ERR0,RX-ERR1,RX-ERR2,RX-ERR3,TX-0,TX-1,TX-2,

TX-3, TMR-ISR, HSTINT, CTC-ERRO, CONFG-0, CONFG-1, CONFG-2, CONFG-3, BD-0, BD-1, BD-2, BD-3, MDM1-SUB,

MDM3-SUB

Variables: BITS-MSK,THEAD-0,THEAD-1,THEAD-2,THEAD-3,TTAIL-0,

TTAIL-1, TTAIL-2, TTAIL-3, WR3-0, WR3-1, WR3-2, WR3-3, WR4-0, WR4-1, WR4-2, WR4-3, WR5-0, WR5-1, WR5-2, WR5-3,

TMRFLG

Macros: none

*MX-VAR - This file contains all of the variable labels which are used used in the firmware. The file is divided into two segments, a data segment and an absolute segment. The variables defined in the data segment (DSEG) are those used only by the firmware and the variables defined in the absolute segment (ASEG) are used by both the card and the host.

Public Labels: Every label defined in the file is public. All of

the labels listed as "Variables" in the other file

descriptions are Public Labels in this file

External Labels: None Variables: Not applicable Macros: Not applicable

%MX4RX - This file contains the Receive interrupt service routines for all four ports. These routines are expanded macros which are defined in the file &MX4EQUS. &MX4EQUS is copied to this file.

Public Labels: REC-0, REC-1, REC-2, REC-3

External Labels: None

Variables: STAT-0,STAT-1,STAT-2,STAT-3,RHEAD-0,RHEAD-1,RHEAD-2,

RHEAD-3, RTAIL-0, RTAIL-1, RTAIL-2, RTAIL-3, BIT-MAP, ICR-TAB,

BITS-MSK

Macros: RECISR

RXERR - This file contains the Receive Error interrupt service routines for all four ports. These routines are expanded macros which are defined in the file &MX4EQUS. &MX4EQUS is copied to this file.

Public Labels: RX-ERRO, RX-ERR1, RX-ERR2, RX-ERR3

External Labels: None

Variables: STAT-0,STAT-1,STAT-2,STAT-3,RHEAD-0,RHEAD-1,RHEAD-2,

RHEAD-3, RTAIL-0, RTAIL-1, RTAIL-2, RTAIL-3, BIT-MAP, ICR-TAB,

BITS-MSK

Macros: SPEC-RX

RECISR

%MX4TX - This file contains the Transmit interrupt service routines for all four ports. These routines are expanded macros which are defined

in the file &MX4EQUS. &MX4EQUS is copied to this file.

Public Labels: TX-0,TX-1,TX-2,TX-3

External Labels: None

Variables: THEAD-0, THEAD-1, THEAD-2, THEAD-3, TTAIL-0, TTAIL-1, TTAIL-2,

TTAIL-3, TON0, TON1, TON2, TON3, ICR-TAB, BITS-MSK

Macros: TX-ISR

%MXTMR - This file contains the CTC interrupt service routine which sends a Timer interrupt to the host. &MX4EQUS is copied to this file.

Public Labels: TMR-ISR External Labels: None

Variables: None Macros: None

%MXHST - This file contains the beginning of the interrupt service routine which is invoked by CTC 0,CH 2 when the host puts a value in the COMMAND register. This file contains the portion of the host ISR which decodes the COMMAND register to decipher the reason

for the interrupt. &MX4EQUS is copied to this file.

Public Labels: HSTINT, EEE2, EEE3, EEE4, EEE5, EEE6, EEE7

External Labels: ISRPT0, ISRPT1, ISRPT2, ISRPT3, MODOUT, TMROFF, MX4ST

Variables: TMPTAB, CMND-TAB

Macros: None

%MXEXT - This file contains the SIO External Status interrupt service routines for all four ports. An external status interrupt occurs when either a Break has been received or a change has occurred on one of the modem lines. &MX4EQUS is copied to this file.

Public Labels: EX-0, EX-1, EX-2, EX-3, MDM3-SUB, MDM1-SUB

External Labels: None

Variables: RBRK-0, RBRK-1, RBRK-2, RBRK-3, STAT-0, STAT-1, STAT-2, STAT-3,

MODM-IN, MODM-MASK

Macros: None

%MXPTO - This file contains part of the Interrupt Service routine for a host interrupt. In particular it contains the routine for a port specific interrupt for port 0. &MX4EQUS is copied to this file.

Public Labels: ISRPT0

External Labels: BD-TAB, EEE2, SNDBRK, HSTCON

Variables: TMPTAB, CONFG-0, WR3-0, WR4-0, WR5-0, BD-0, TTAIL-0, THEAD-0,

TONO

Macros: HOSTTX

AMXPT1 - This file contains part of the Interrupt Service routine for a host interrupt. In particular it contains the routine for a port specific interrupt for port 1. &MX4EQUS is copied to this file.

Public Labels: ISRPT1

External Labels: BD-TAB, EEE3, SNDBRK, HSTCON

Variables: TMPTAB, CONFG-1, WR3-1, WR4-1, WR5-1, BD-1, TTAIL-1, THEAD-1,

TON1

Macros: HOSTTX

%MXPT2 - This file contains part of the Interrupt Service routine for a host interrupt. In particular it contains the routine for a port specific interrupt for port 2. &MX4EQUS is copied to this file.

Public Labels: ISRPT2

External Labels: BD-TAB, EEE4, SNDBRK, HSTCON

Variables: TMPTAB, CONFG-2, WR3-2, WR4-2, WR5-2, BD-2, TTAIL-2, THEAD-2,

TON2

Macros: HOSTTX

%MXPT3 - This file contains part of the Interrupt Service routine for a host interrupt. In particular it contains the routine for a port specific interrupt for port 3. &MX4EQUS is copied to this file.

Public Labels: ISRPT3

External Labels: BD-TAB, EEE5, SNDBRK, HSTCON

Variables: TMPTAB, CONFG-3, WR3-3, WR4-3, WR5-3, BD-3, TTAIL-3, THEAD-3,

TON3

Macros: HOSTTX

%MXSBR - This file contains two subroutines which are part of the host interrupt service routine. These subroutines are called by ISRPTO,ISRPT1,ISRPT2, and ISRPT3. The first subroutine is part of a Configuration Change interrupt from the host. The second subroutine is part of the Send Break interrupt from the host.

&MX4EQUS is copied to this file.

Public Labels: HSTCON, SNDBRK

External Labels: None Variables: BITS-MSK

Macros: None

%MXMOD - This file contains the part of the host interrupt service routine which is responsible for handling a Modem Output Line Change interrupt. &MX4EQUS is copied to this file.

Public Labels: MODOUT

External Labels: EEE6

Variables: WR5-0, WR5-1, MODM-OUT

%EXTMR - This file contains the part of the host interrupt service routine which is responsible for handling a Timer On/Off interrupt. &MX4EQUS is copied to this file.

Public Labels: TMROFF External Labels: EEE7

Variables: TMRFLG

Macros: None

&MX4EQUS - This file is not part of the object code. It is a sort of service file which contains all of the equates used in the firmware and defines all of the macros. This file is copied to almost every other file in the firmware with the exception of %MX4ST and %MX-VAR.

The names of the macros contained in this file are:

RECISR - Used in %MX4RX

SPEC-RX - Used in %RXERR

TX-ISR - Used in %MX4TX

HOSTTX - Used in %MXPT0, %MXPT1, %MXPT2, %MXPT3

DETAILED DESCRIPTION OF FIRMWARE MODULES

This chapter is devoted to a detailed description of each of the firmware modules. A firmware module is rather loosely defined as a piece of code with one entry point and one exit point which

performs one basic function. The first part of this chapter identifies each of these modules by entry point name and shows the source of interrupt which causes the execution of the routine. (Remember, all of the firmware on the card is interrupt driven). The second section is an explanation of the basic algorithms used in the firmware modules. This is in a separate section because most of the algorithms are used in more than one module. The sections that follow the algorithm explanation describe each of the firmware modules listed in the first section.

OUTLINE OF FIRMWARE MODULE RELATIONSHIPS

The following is an outline of the relationships of the firmware modules to each other and the source of the interrupt that starts off a particular chain of events. The labels that are indented are those routines that are called by the preceding label. For example, HSTINT calls ISRPTO which in turn calls SNDBRK and HSTCON. In the sections that follow, each of these routines will be explained in

detail.

Interrupt		
Source	Label	Description
power-up*	MX4ST	Self Test
soft reset	INIT	Card initialization routine
SIO	REC-0	Receive interrupt routine - pt 0
SIO	REC-1	" - pt 1
SIO	REC-2	" - pt 2
SIO	REC-3	" - pt 3
SIO	RX-ERRO	Receive Error int. routine - pt 0
SIO	RX-ERR1	" - pt 1
SIO	RX-ERR2	- pt 2
SIO	RX-ERR3	" - pt 3
SIO	TX-0	Transmit interrupt routine - pt 0
SIO	TX-1	" - pt 1
SIO	TX-2	" - pt 2
SIO	TX-3	" - pt 3
CTC	TMR-ISR	16 mill. timer interrupt routine
CTC	HSTINT	Host interrupt - from COMMAND reg.
CIC	11011111	nobe intellabe from Committee leg.
	ISRPT0	Port specific interrupt - pt 0
	SNDBRK	Send Break int. routine
	HSTCON	Config. Change interrupt routine
	ISRPT1	Port specific interrupt - pt 1
	SNDBRK	See Above
	HSTCON	!!
	ISRPT2	Port specific interrupt - pt 2
	SNDBRK	See Above
	HSTCON	11
	ISRPT3	Port specific interrupt - pt 3
	SNDBRK	See above
	HSTCON	II .
	MODOUT	Modem Output Line Change int. routine
	TMROFF	Timer On/Off interrupt routine
SIO	EX-O	External Status Change int pt 0
	MDM3-SUB	Modem Input Line chg for port 0
	BRK-SUB	Break Detection routine
SIO	EX-1	External Status Change int pt 1
	MDM1-SUB	Modem Input Line chg for port 1
	BRK-SUB	Break Detection routine
SIO	EX-2	External Status Change int pt 2
		The state of the s
CTO	BRK-SUB	Break Detection routine
SIO	EX-3	External Status Change int pt 3

EXPLANATION OF COMMON ALGORITHMS

- RECEIVE BUFFER, EMPTY/FULL DECISION The Receive buffers are 1. handled as circular FIFO data structures with an associated head and tail index for each. The algorithm used here never lets the buffer get completely full, so when then head and tail indexes are equal it means that the buffer is empty, not full. The method for making sure the buffer never gets completely full is to add 2 to the tail index and check for equality with the head index before a Receive character is placed into the buffer. If they are equal, the buffer is assumed full and the character received is discarded. In essence this means that there is really only room for 127 characters per Receive buffer instead of 128.
- HEAD & TAIL POINTER HANDLING The head and tail pointers for the 2.
 - Receive buffers consist of Head and Tail index pointers and a base pointer address. The base pointer is the upper byte of the Receive buffer address and the head and tail index pointers are the lower byte. The effective address then for any address in a Receive buffer is the concatenation of the base and the head or tail index. As the Receive buffers are only 256 bytes, buffer wrapparound is automatically taken care of as the head and tail indexes are 8 bit quantities.
- BIT MAP CHECK As explained in the Firmware ERS, the Bit Map is 3. a 256 byte table with each byte representing a character. In other words, the character whose value is 56 is associated with the byte in the Bit Map whose relative placement in the table is 56 from the beginning of the table. The first four bits in each Bit Map location represent the four ports. When a character is received, it is concatenated with the Bit Map Base value to form the effective address of the Bit Map location associated with the character. Once the byte is retrieved, the bit representing the port the character was received at is checked. If the bit is on, the character is a "special" character and a Special Character interrupt is sent to the host. If the bit is off, no interrupt is sent.
- STRIPPING PARITY BITS After each receive character is retrieved from the SIO, a logical AND is performed with it and the contents of a location called BITS-MSK. This location contains a mask designed to strip off any possible parity bits that might be attached to the character. The value of BITS-MSK is based upon the number of bits per character the card is configured to. If the

card is configured to 7 bits per character, BITS-MSK will contain a "1" in the first 7 bit locations and a "0" in the 8th bit. If the card is set to 6 bits per character, BITS-MSK is 00111111 or 3F hex. The same idea holds for other bits per character settings. BITS-MSK is updated every time the card is reconfigured.

5. SENDING AN INTERRUPT TO THE HOST - USE OF SEMAPHORE REGISTER - As described in the ERS, when the card wants to send an interrupt to the host it writes a value to the INT-COND register. However, before writing to either the INT-COND register or the ICR-TAB, The card will first "grab" the Semaphore register. In other words, the card will check the Semaphore register to see if it is free. If not, the card will sit and cycle, continually

checking the Semaphore register until the host releases it. The basic protocol is the same for the card and the host. Both grab the Semaphore before accessing either the COMMAND register, the INT-COND register, the CMND-TAB registers, or the ICR-TAB registers.

- 6. STATUS BYTE There is a location reserved for the status byte which is initially set to zero in the initialization routine. This byte is retrieved and written to the appropriate Receive buffer as each character is placed in the buffer. If there is no room in the buffer and the receive character is discarded, the buffer overflow bit is set in this byte. The next character that is placed in the Receive buffer will also have the status byte with the overflow bit set, notifying the host that there are missing characters between the last one picked up and the current character. The Receive error routine also can alter the status byte to display error conditions associated with an incoming character. However, once a character is placed in the buffer with the status byte, the status byte register is cleared for the next character.
- 7. TRANSMIT BUFFER, EMPTY/FULL DECISION As with the Receive buffers, the Transmit buffers are also handled as circular FIFO buffers. Also, the Transmit algorithm which resolves empty or full buffer arbitration is the same for Transmit Buffers as it is for Receive buffers. In the case of the Transmit buffers, the host never lets the buffer get completely full, so when the Head and Tail pointer indexes are equal, the buffer is empty.
- 8. HEAD & TAIL POINTER HANDLING As with the Receive buffer pointers, the head and tail pointers are actually a concatenation of head and tail pointer indexes and a Transmit buffer base address (which represents the upper byte of the actual Transmit buffer address). However, unlike the Receive buffer

pointers, the Transmit head index actually consists of two values, the base lower byte and the head pointer index. Buffer wrapparound is handled by incrementing the head pointer index, and masking off the top nibble. When the actual pointer address is needed, the head index is added to the base lower byte and the result is concatenated with the base upper byte.

- 9. REASON FOR CYCLING IN HSTINT ROUTINE As with all of the interrupt service routines, the HSTINT is non-interruptable. In other words, interrupts are disabled at the start of the routine and reinabled at the end of the routine. Consequently, during the course of this routine, if the host sends another interrupt it will be lost because the CTC can't buffer interrupts. Therefore, this routine will keep checking for and servicing interrupts until the COMMAND register is empty.
- 10. DECIPHERING THE TYPE OF INTERRUPT The E register is used to hold the contents of the COMMAND register as it is being deciphered. Each bit position in the COMMAND register represents a particular interrupt (with the exception of bit 7). Therefore, the interrupts are deciphered by putting the value in the COMMAND register into the E register and rotating each bit to the right one by one testing the carry bit each time. If a bit is on, this routine jumps to the subroutine responsible for handling that particular interrupt. It is possible for there to be more than one interrupt set in the COMMAND register. When program control returns from a subroutine, this routine resumes checking the rest of the bits.
- 11. CHANGING THE SIO WRITE REGISTERS TO NEW CONFIGURATION The subroutine, HSTCON, is responsible for changing the bit pattern in the CONFG register to match the format in the SIO Write registers (This is explained in more detail in the section on HSTCON.) Upon return from HSTCON the B register contains the changed bit pattern. Write Register #4 is updated by clearing out the old lower byte and ANDing it with the lower byte of the B register value which contains the bits representing the new parity and stop bits information. new value in Write register 4 is then written to the SIO. SIO Write register 5 is updated next. Bits 5 and 6 in the B register value represent the new TX bits-per-character information. and 6 in the old Write register 5 are cleared and the replaced with those in the B register. This is then written to the SIO. Finally, bits 6 & 7 in the B register are substituted for bits 6 and 7 in Write register 3. These bits represent the RX bits-percharacter information. The new copy of Write register is then written to the SIO.
- 12. CHANGING THE BAUD RATE The BD register contains a number which

represents an index into the BD-TAB, the table which contains the

CTC Channel Control Words and the CTC Time Constant values which determine a specific baud rate. The value in the BD register is multiplied by 2 (since each baud rate has the two associated CTC values) and added to the base BD-TAB address to form the effective address. The correct Channel Control Word and the Time Constant value are then sent to the CTC.

REC-0, REC-1, REC-2, REC-3 - RECEIVE INTERRUPT ROUTINES

EXTERNAL DESCRIPTION:

The four routines, REC-0, REC-1, REC-2, and REC-3 will be described together as they are virtually the same routine. The code for all four is defined in the macro, RECISR, which resides in the file &MX4EQUS. (Remember that this file is copied to the file &MX4RX which contains these entry points.)

The Receive routines are called when the SIO has received a character at one of the ports. The Z-80 accesses the correct vector location for the interrupt and causes a jump to the correct Receive routine.

The Basic purpose of the Receive routine is to retrieve the character from the UART (SIO) and place it in the correct Receive buffer in RAM along with an accompanying status byte. However, before placing the exacter in RAM, the Bit Map location for the character is checked see if it is a special character, i.e., the host wants to know of it presence immediately. If the correct bit for the character and the port is set, a Special Character interrupt is sent to the host. It is the responsibility of the host to determine which character is special because the Special Character interrupt only notifies the host that such a character has been received. It doesn't specify which character it is and where in the buffer it has been placed.

INTERNAL DESCRIPTION:

Retrieve head pointer index for Receive buffer
Retrieve tail pointer index for Receive buffer
Tail pointer = Tail pointer + 2
If Head = Tail then ;no more room in buffer
Retrieve character and discard
Set 'buffer overflow' bit in Status byte
Go to exit

else

;available buffer space

Retrieve character from SIO Mask off any parity bits Check correct Bit Map location If Bit Map position for port set then ;special character Grab semaphore
Set bit in ICR-TAB for port-specific interrupt
Set bit in INT-COND register
Clear semaphore
Effective tail pointer = base + tail pointer index
Put character into buffer
Increment buffer address
Put status byte into buffer
Clear status byte register
Tail pointer index = tail pointer index + 1

UPON ENTRY: No relevant values in any registers.

UPON EXIT: No relevant values in any registers.

CALLED ROUTINES: none

RXERRO, RXERR1, RXERR2, RXERR3 - RECEIVE ERROR INTERRUPTS

EXTERNAL DESCRIPTION:

As with the Receive routines, these four routines will be described together as they too are virtually identical except for the port references. In addition, except for the addition of code to decipher the type of error, these routines are the same as the Receive routines. As a matter of fact, the same macro is called. Therefore, only the first portion of these routines will be described. At the end of that each Receive error routine is identical to the regular Receive routine for that port.

The Receive Error routines are called when the SIO detects either a parity, framing, or SIO overflow error on the received character. The error type is denoted in the status byte and the Receive error then proceeds as the regular receive routine.

INTERNAL DESCRIPTION:

Retrieve contents of SIO Read Register 1
Shift 1 bit to left ;so aligns with status byte
Mask off all but bits 7,6, & 5
Retrieve status byte register
"OR" status byte with masked RR 1 value
Write new value to status byte
Reset SIO error latches

*The macro RECISR is now called - the routine proceeds exactly as a Receive routine.

UPON ENTRY: no relevant register values

UPON EXIT: no relevant register values

SIO - RECEIVE ERROR INTERRUPT CALLED BY:

CALLED ROUTINES: none

TX-0,TX-1,TX-2,TX-3 - TRANSMIT INTERRUPT ROUTINES

EXTERNAL DESCRIPTION:

As with the Receive and the Receive Error routines, these four are also functionally identical, i.e. all four call the same macro. A Transmit interrupt is generated by the SIO as the SIO transmit buffer goes empty. In other words, the SIO interrupts the Z-80 when it is ready for another character to transmit.

The Transmit interrupt routine is responsible for retrieving a character from the appropriate Transmit buffer and sending it to the SIO. The Head and Tail index pointers for the Transmit buffer are first checked to see if the buffer is empty and the card sends the hest a TX Buffer Empty interrupt. If it is, a value is sent to the to turn off TX interrupts. If there are characters in the buffer, the next character is retrieved and sent to the SIO and the Head index is updated.

INTERNAL DESCRIPTION:

Retrieve Head pointer index for Transmit buffer Retrieve Tail pointer index for Transmit buffer If Head = Tail then

;buffer is empty

Turn off Transmitter interrupts from SIO

Clear Transmitter on/off flag

Grab Semaphore register

Send host a TX Buffer Empty interrupt

Release Semaphore register

Effective Head pointer address = Head index + Base Retrieve character from TX buffer

Send character to SIO

Increment Head index

UPON ENTRY: no relevant register values

UPON EXIT: no relevant register values

CALLED BY: SIO - TRANSMIT BUFFER EMPTY INTERRUPT

CALLED ROUTINES: none

TMR-ISR - 16 MILLSEC. TIMER INTERRUPT

EXTERNAL DESCRIPTION:

This routine is called every time the CTC timer associated with the 16 millisecond time-out downcounts to zero. The basic purpose of the routine is to send a Timer interrupt to the host.

INTERNAL DESCRIPTION:

Grab Semaphore register
Send Timer interrupt to host ;set bit in INT-COND register
Release Semaphore

UPON ENTRY: no relevant register values

UPON EXIT: no relevant register values

CALLED BY: CTC - TIME OUT INTERRUPT

CALLED ROUTINES: none

HSTINT - HOST INTERRUPT SERVICE ROUTINE

EXTERNAL DESCRIPTION:

This routine is called when the host writes a value to the COMMAND register, i.e. sends an interrupt to the card. This routine empties the contents of the CMND-TAB and COMMAND registers and begins checking the bits in both to determine what type of host interrupt was requested. When the interrupt has been interpreted the correct service routine is called. Once the interrupt has been completely serviced, control will return to this routine and a jump will be made to the beginning of the routine again to see if the host has sent another interrupt during the course of servicing the current one. This cycle will continue until the COMMAND register is empty.

INTERNAL DESCRIPTION:

Grab Semaphore register

Trieve value in COMMAND register
COMMAND register = 0 then goto exit
else

Retrieve value in CMND-TAB

Clear COMMAND and CMND-TAB registers

Release Semaphore register

Check each bit in COMMAND reg. and jump to appropriate routine if set Go to beginning of routine

UPON ENTRY: no relevant register (Z-80) values

UPON EXIT: E register contains the remaining bits to be checked

from the original value in the COMMAND register.

CALLED BY: CTC - HOST INTERRUPT

CALLED ROUTINES: ISRPT0, ISRPT1, ISRPT2, ISRPT3, MODOUT, TMROFF, MX4ST

EX-0, EX-1, EX-2, EX-3 - EXTERNAL STATUS SERVICE ROUTINES

EXTERNAL DESCRIPTION:

As with the Receive, Receive Error, and Transmit routines, these routines will be described together in this section. These interrupt service routines are called when one of the SIO channels a transition on either the Break, DCD, CTS, or SYNC inputs. A TX underrun will also cause this interrupt although these routines will not take any action if that is what has triggered the ISR. Each of the ports expects different combinations of transitions. The following are the valid transitions for each port and an explanation of what these lines represent.

PORT 0 -	BREAK DCD CTS SYNC	Beginning or end of Break occurence Receiver Ready modem line change Clear to Send modem line change Data Mode modem line change
PORT 1 -	BREAK DCD	Beginning or end of Break occurence Incoming Call modem line change
PORT 2 -	BREAK	Beginning or end of Break occurence
PORT 3 -	BREAK	Beginning or end of Break occurence

Break (BRK-SUB) is a subroutine which is called by all four routines. It will be described in detail in its own section.

INTERNAL DESCRIPTION:

EX-0 - Load parameters for Break subroutine Call BRK-SUB Call MDM3-SUB

EX-1 - Load parameters for Break subroutine

Call BRK-SUB
Call MDM1-SUB

EX-2 - Load parameters for Break subroutine

Call BRK-SUB

EX-3 - Load parameters for Break subroutine

Call BRK-SUB

UPON ENTRY: no relevant registers

UPON EXIT: Before calling BRK-SUB -

C reg = SIO control address for port

HL reg = Address of Break on/off flag for port

DE reg = Address of Status byte for port

CALLED BY: SIO EXTERNAL STATUS INTERRUPT

CALLED ROUTINES: BRK-SUB, MDM3-SUB, MDM1-SUB

BRK-SUB - SUBROUTINE WHICH DETECTS INCOMING BREAKS

EXTERNAL DESCRIPTION:

BRK-SUB is a subroutine which is called by EX-0, EX-1, EX-2, and EX-3, the External Status interrupt service routines for ports 0 through 3. The purpose of this subroutine is to detect both the beginning of an

incoming Break and the end of an incoming Break in the SIO. (See the Zilog Z80-SIO Technical Manual for details on how a Break is detected by the SIO).

INTERNAL DESCRIPTION:

If Start-of-Break then (BRK flag=0 and Break bit in SIO=1)

Break Flag:=1

Turn off RX interrupt (To prevent interrupt for null char)

else

If End-of-Break then (BRK flag=1 and Break bit in SIO=0)

Break Flag=0

Error reset the port (In case SIO is programmed for odd parity - null causes parity error)
Set Break bit in status word (Will get RX interrupt for the Reinable RX interrupt null char. when reinable)

UPON ENTRY: C reg - SIO control address for port

HL reg - Address of Break on/off flag for port

DE reg - Address of Status byte for port

UPON EXIT: B reg - Contains contents of SIO Read register #0

CALLED BY: EX-0, EX-1, EX-2, EX-3

CALLED ROUTINES: none

MDM3-SUB - MODEM LINE CHANGE SUBROUTINE FOR RR, CS, DM LINES

EXTERNAL DESCRIPTION:

The purpose of this subroutine is to check the status of the three modem input lines in SIO 0 channel A and see whether or not there has been a change in the lines. If there has been a change, this routine then reflects that change in the MODM-IN register and checks the MODM-MASK register to see if the host wants to be interrupted. If the bit in MODM-MASK representing the changed line is on, the card will then send an INPUT MODEM LINE CHANGE INTERRUPT to the host. The three es that this routine deals with are the DCD, CTS, and SYNC lines in SIO 0 Channel A which are used as modem lines RR, CS, and DM.

INTERNAL DESCRIPTION:

Rotate B reg (SIO READ REG.0) right 2 bits (align with MODM-IN) isolate DCD, SYNC, and CTS bits

If bits = RR, CS, and DM bits in MODM-IN then Exit else

MODM-IN (bits 1-3):=READ REG. 0 bits

If MODM-IN.AND.MODM-MSK > 0 then

grab semaphore

send Input Modem Line Change Interrupt to host
release semaphore

UPON ENTRY: B Reg - value of Read Reg 0 in SIO CH. A

UPON EXIT: no relevant register values

CALLED BY: EX-0, INIT

CALLS ROUTINES: none

MDM1-SUB - MODEM LINE CHANGE SUBROUTINE FOR IC LINE

EXTERNAL DESCRIPTION:

The purpose of this subroutine is to determine whether or not the DCD line in SIO 0 channel B changed. This modem line represents the IC line. The SIO Read Register 0 is read to determine the current status of the DCD line. This bit is then compared with bit 0 of the MODM-IN register to see if there has been a change. If so, bit 0 in MODM-IN is set to reflect the change and the MODM-MASK register is checked to see if the host wants an interrupt for the change. As with MDM1-SUB, if the bit in MODM-MASK representing the IC line (bit 0) is on, the card will then send an INPUT MODEM LINE CHANGE INTERRUPT to the host.

INTERNAL DESCRIPTION:

Compare DCD bit with IC bit in MODM-IN register
If not equal then
Change IC bit in MODM-IN register to match DCD bit
Retrieve MODM-MASK
If MODM-MASK (IC bit) set then send host an Input Modem
Line Change interrupt

UPON ENTRY: B Reg - value of Read Reg 0 in SIO CH. A

UPON EXIT: no relevant register values

CALLED BY: EX-1, INIT

CALLED ROUTINES: none

ISRPT0, ISRPT1, ISRPT2, ISRPT3 - PORT SPECIFIC INTERRUPT ROUTINES

EXTERNAL DESCRIPTION:

These four routines will be documented together as they are virtually identical except for variable names. These four routines (one for each of the four ports) identify which port specific interrupt the host is sending from the bits in ISR-TAB. The interrupt can be either a Configuration Change interrupt, a TX Buffer Not Empty interrupt, or a Send Break interrupt (or any combination of the three). These routines are called by HSTINT.

The purpose of the Configuration Change interrupt is to reconfigure the line characteristics of the SIO and change the baud rate as desired by

the host. The CONFG register contains the parity type, the number of stop bits, and the number of bits per character. This register is set the host and accessed in this routine by the card. The BD register is the index to the BD table which contain the CTC Channel Control Word and prescale value for the baud rate requested.

The TX Buffer Not Empty interrupt is a message from the host to restart the transmitter because there are now characters in the Transmit buffer to send out. This routine merely retrieves a character from the buffer and sends it to the SIO.

The Send Break interrupt is fully contained in a subroutine called SNDBRK which will be described in its own section later in this document.

INTERNAL DESCRIPTION:

Retrieve bit 0 from TMP-TAB (bit determined Confg. interrupt)
If bit 0 = 1 then

Call HSTCON (routine does 1st part of Confg.)

Load SIO Write Reg. 4 with new value

Load SIO Write Reg. 5 with new value

Load SIO Write Reg. 3 with new value

Get contents of BD register

Multiply by 2

Add to BD Table base

Retrieve CTC Channel Control Word from BD-TAB

end to CTC Inc pointer

Retrieve CTC Time Constant value

Send to CTC

Retrieve remaining bits from CMND-TAB

If bit 1 = 1 then (bit for TX Buffer Not Empty ISR)

If Transmitter flag off then

Retrieve Head Pointer Index for TX Buffer Retrieve Tail Pointer Index for TX Buffer

If Head <> Tail then

Obtain effective TX Buffer address

Retrieve character

Send character to UART (SIO)

Increment index

Turn on Transmitter flag

If bit 2 = 1 then

(bit for Send Break interrupt)

Call SEND BREAK routine Return to calling routine

(calling routine is HSTINT)

UPON ENTRY: REGISTER D - contains the TMPTAB bits which were retrieved from CMND-TAB

REGISTER E - DO NOT USE! The HSTCON routine uses this register to hold the contents of the COMMAND register. Remember, there can be more than one interrupt at a time sent.

UPON EXIT: REGISTER E - Unchanged

CALLED BY: HSTINT

CALLS ROUTINES: HSTCON, SNDBRK

HSTCON - SUBROUTINES FOR PORT SPECIFIC INTERRUPT ROUTINES

EXTERNAL DESCRIPTION:

This subroutine is the first part of the processing of a port specific Configuration Data Change Interrupt from the host. This routine basically changes the order of the bits read from the CONFG register to the corresponding bit patterns needed to program the SIO write registers. The basic algorithm of this routine is to start with the value of CONFG and change first the parity bits, then the stop bits, then the bits per character, to match the corresponding patterns needed to program the SIO write registers correctly. At the end of this routine, the A register will contain the three pieces of information in from the CONFG register with the bits changed so they match the bit patterns needed by the SIO write registers to make the actual configuration changes. However, this routine does not include actually programming the SIO write registers. That is done in the calling routine (as explained in the section on ISRPTO, ISRPT1, ISRPT2, ISRPT3 - PORT SPECIFIC INTERRUPT ROUTINES). This routine does include programming the mask value in the BITS-MSK register which will be used to strip parity bits off of Receive characters. This mask is based on the number of Receive bits per character requested by the change.

algorithm is described in the section entitled Explanation of Common Algorithms)

INTERNAL DESCRIPTION:

If bit 1 in CONFG=0 then bit 0=1 (even parity; set parity enable for WR4)
Rotate 2 bits right (stop bits pattern same if add 1)
Increment A register (contains original value of CONFG)
Rotate back 2 bits left
Swap bits 4 & 5 (now matches bits per char in WR3 & 5)
If 8 bits per character
BITS-MSK=FF
If 7 bits per character
BITS-MSK=7F

If 6 bits per character BITS-MSK=3F
5 bits per character

BITS-MSK=1F

UPON ENTRY: A Reg - contains the CONFG register value

D reg - used by calling routine - DO NOT USE

E reg - used by calling routine - DO NOT USE

UPON EXIT: A Reg - contains the altered value of CONFG reg.

D reg - unaltered E reg - unaltered

CALLED BY: ISRPTO, ISRPT1, ISRPT2, ISRPT3

CALLS ROUTINES: none

SNDBRK - SEND BREAK SUBROUTINE

EXTERNAL DESCRIPTION:

This routine is used when the host sends the card a Send Break interrupt. A break interrupt can be notifying the card to either begin or end a break. The card determines which by checking the Break bit in WR5. If the Break bit (bit 4)=0 then this is a start of break. If bit 4=1 then this is a signal to end a break.

TERNAL DESCRIPTION:

If Break bit = 0 then
 Set WR5 bit 4 in WR5 variable
 Send new WR5 value to SIO
Else

Reset WR5 bit 4 in WR5 variable Send new WR5 value to SIO

UPON ENTRY: D reg - Used in the calling routine - DO NOT ALTER

E reg - Used in the calling routine - DO NOT ALTER

UPON EXIT: D reg unaltered

E req unaltered

CALLED BY: ISRPTO, ISRPT1, ISRPT2, ISRPT3

CALLS ROUTINES: none

MODOUT - MODEM OUTPUT LINE CHANGE ROUTINE

EXTERNAL DESCRIPTION:

This routine is basically a subroutine called by the Host interrupt routine when a Modem Ouput Change is sent by the host. The purpose of this routine is to set the modem output lines to match the bit pattern in the MODM-OUT register. Bit 0 represents the RS line. Bit 1 represents the TR line and bit 2 represents the SR line. As there is no record of which line is different, this routine sets all the lines as indicated by the MODM-OUT register.

INTERNAL DESCRIPTION:

If bit 0=1 then set RTS bit in WR5-0
Else reset RTS bit in WR5-0
Send new WR5 value to SIO
If bit 1=1 then set DTR bit in WR5-0
Else reset DTR bit in WR5-0
Send new WR5 value to SIO
If bit 2=1 then set RTS bit in WR5-1
Else reset RTS bit in WR5-1
Send new WR5 value to SIO
(sets or resets TR line)
(sets or resets SR line)

UPON ENTRY: E Reg - used in the calling routine - DO NOT ALTER

UPON EXIT: E Reg unaltered

CALLED BY: HSTINT

CALLS ROUTINES: none although returns to HSTINT by a jump

TMROFF - TIMER ON/OFF ROUTINE

EXTERNAL DESCRIPTION:

This routine is part of the Host interrupt Timer On/Off interrupt service routine. The purpose of this routine is to either turn the 16 millisecond Receive buffer timer on or off. A flag is used to determine whether it is already on or off. If the flag is off, this routine turns the timer on and if the flag is on this routine turns the timer off. The flag is changed accordingly at the end of the routine.

INTERNAL DESCRIPTION:

Retrieve the Timer flag
If Timer flag=1
Turn off CTC timer

(timer is already on)

Timer flag=0 (update timer flag)

If Timer flag=0 (timer is off)

Oetrieve CTC Channel Control Word

send to CTC

Retrieve Time Constant Register value

Send to CTC (restarts timer)
Timer flag=1 (update timer flag)

Return to caller

UPON ENTRY: E Reg - used in the calling routine - DO NOT ALTER

UPON EXIT: E Reg Unaltered

CALLED BY: HSTINT

CALLS ROUTINES: none although returns to HSTINT by jump

SELF TEST

The purpose of this chapter is to give a detailed explanation of the Self Test firmware. Self Test is that portion of code which attempts to functionally test all accessible hardware on the board. It includes a ROM test, a RAM test, a CTC test, and a SIO test. Self Test is approximately 2K bytes long and resides in the EPROM beginning at address 0000. There are two ways that Self Test can be invoked: it automatically invoked during power up when the Auto Reset line on the Z-80 is pulled and it may be invoked by a Self Test interrupt from the host.

The following sections will contain a detailed explanation of each of the component tests in the Self Test. I'm using the term "component" rather loosely here to refer piece of hardware that I can separately test. The "components" are actually tested in the same order in which they will be explained in this document.

SELF TEST INITIALIZATION

The following tasks are done before the any of the hardware component tests:

1. Interrupts are disabled, the stack pointer is initialized, and the reset bit in the Reset/I.D. register is cleared. The reason for the latter is that the state of this bit is indeterminate after power up and must be cleared for a Soft Reset to be issued (which is tested in Self Test).

- 2. The CTC and SIO channels are all reset. This is really precautionary. They should all have been reset automatically during the power up.
- 3. The IX register which is used to identify the type of failure (in case Self Test fails) is set to zero. As each test is performed, the IX register is incremented. The value it contains upon Self Test failure identifies which test it failed on.
- 4. The COMMAND register is first set to zero, then read back into the A register. This is to insure that it is both cleared and that the interrupt line is reset (remember that a write from the host to

the COMMAND register sends an interrupt to the card and a read from the card to the COMMAND register clears it. Also, the state of the COMMAND register is indeterminate after power up so this puts it in a known state).

NOTE: The COMMAND register cannot really be tested in Self Test because, as explained above, the host must write to it to generate an interrupt.

RESERVED ADDRESSES (038H, 066H, INTERRUPT VECTORS)

There are a few reserved locations in the first part of the Self Test. These are addresses that have (or might have) fixed significance in certain circumstances. There are only two that are fixed; addresses 038H and 066H. The interrupt vectors for the CTC test are placed in between (addresses 048H to 057H) simply because there was room here and the Self Test jumps around this section of addresses (035H to 06DH).

Address 038H - This address is the one triggered if the Z-80 ever gets the value 0FFH as an opcode. If the program ever jumps outside the

legal address space, ie physical memory, the value the Z-80 gets will most likely be OFFH (tri-state line assuming high) in which case this will be the address which is jumped to. The routine at this address adds 100H to whatever is in the IX register to identify the error and then jumps to the Self Test failure section of code.

Address 066H - This address is the one triggered when the NMI (non maskable interrupt) line on the Z-80 is pulled. Setting bit 7 in the Reset/I.D. register causes an NMI. The code at this location disables interrupts, calls the INIT routine, reinables interrupts and returns from the NMI. Recall that setting bit 7 in the Reset/I.D. register is called a Soft Reset. When a Soft Reset is issued by the host, a jump is made to the INIT routine and THERE IS NO RETURN FROM THE NMI. The Init routine jumps over the return in this circumstance. However, to test the NMI, the

Self Test also issues an Soft Reset. In this case, due to a value set in a test variable, the init routine returns control back to the calling routine and the RETN instruction at location 06BH is executed.

INT COND AND INTERRUPT REGISTER TEST

The INT_COND and INTERRUPT registers are tested together because the function of INT_COND register impacts the INTERRUPT register. In other words, they are intertwined in some respects. The INTERRUPT test is split into two parts in the firmware separated by the NMI and RESET/I.D. register test. The reason for this is that the first. part of the test writes to the INT_COND register which causes the IRQ (bit 6) bit to be set in the INTERRUPT register. Keeping in mind that we do not want to send an interrupt to the host, the only way to clear this is either a read from the host or a reset. Since the NMI test causes a Soft Reset, this bit is cleared. Then the second part of the INTERRUPT register test is performed.

TEST OUTLINE

Increment IX
Clear bit 7 (IEN) of the INTERRUPT register
Read INTERRUPT register
If bit 7 <> 0 then jump to Self Test error routine

Note to the INT_COND register (should set the IRQ bit in INTERRUPT reg)
Read the INTERRUPT register
Should be IEN=0 (bit 7) and IRQ=1 (bit 6). If not, jump to the
Self Test error routine

NOTE: AT THIS POINT THE TEST IS SEPARATED BY THE NMI & RESET/I.D. TEST

Set bit 7 of the INTERRUPT register
Read INTERRUPT register
Should be IEN=1, IRQ=0. If not, jump to the Self Test error routine

Clear the INTERRUPT register Read the INTERRUPT register Should be IEN=0, IRQ=0

NMI AND RESET/I.D. TEST

The first portion of this test masks off the upper 3 bits of the Reset/I.D. register and tests the remaining 5 bits for correct card I.D. The correct card I.D. for the FORDYCE card is 5. The second portion of this code causes a Soft Reset to the Z-80 and tests whether

an NMI is actually caused. A value (SVAL) is written to a test register before the NMI is executed. If the NMI executes correctly, control will be passed to the init routine where the value in the test register will be changed to match EVAL. The SVAL and EVAL matching algorithm works in the following manner: if the init routine finds the value SVAL in the test register, it changes the test register value to EVAL and returns to the calling routine. When the NMI test has regained control, it verifies that the routine actually executed the NMI by identifying the value EVAL in the test register which was set by the init routine. If the init routine is called and the test register does not have the value, SVAL in the test register, the init routine executes the rest of its routine and does not return to the caller.

TEST OUTLINE

Increment IX
Retrieve value in RESET/I.D. register
Mask off bit 7 (bits 5 and 6 are hardwired to 0)
If lower bits <> 5 then jump to Self Test error routine

Load Test with Sval

Cause a Z-80 reset by setting bit 7 in the RESET/I.D. register Wait for return from interrupt Retrieve value in Test Compare with EVAL. If different, jump to Self Test error routine Clear Test register

SEMAPHORE REGISTER TEST

There are basically three parts to the Semaphore register test. The first part puts the register into a known state by writing to it and testing that the write set it to zero. The second part of the test checks the Semaphore register again to see if the read (which was performed to check the write results) set it. The third part of the test is another write to the Semaphore register and a check to see if bit 7 went from a 1 to 0 correctly. The Semaphore register is left set (bit 7=1) by the last read. It will be cleared in the Initialize routine. The reason for this is added protection against the host attempting to send or receive an interrupt before the card has completed its Self Test and Initialize routines.

NOTE: Remember that if the Semaphore register is initially reset

(bit 7=0), reading it will return the value with bit 7=0, but the act of reading the Semaphore register will have set bit 7 to 1. A second read would confirm this.

TEST OUTLINE

Increment IX

ite to the Semaphore register

Read the Semaphore register

If bit 7=1 then jump to Self Test error routine

Read the Semaphore register

If bit 7=0 then jump to Self Test error routine

Write to the Semaphore register Read the Semaphore register If bit 7=1 then jump to Self Test error routine

ROM TEST

This test performs a CRC using the polynomial X**16+X**2+X+1 and checks it against a previously calculated CRC already stored in the upper two bytes of ROM. This check character is generated by the program CRC4K which is run on the object code before it is burned into the ROM. The check character is stored with the low order byte first.

RAM TEST

This performs a test of the static RAM for stuck-at-0 and stuck-at-1 alts and address decoder failures. The test basically consists of four stages. In the first, a pattern is written to every location in RAM. The second pass consists of reading each location and checking the value read against the pattern written. An alternate pattern is then written to every location. The final is pass is a second read of each location, checking each value read against the second pattern written.

TEST OUTLINE

Increment IX
Write 01010101 to each RAM location
I=0
While (I=I+1) <= end of RAM Do
 Begin
 If RAM(I) <> 01010101 then jump to Self Test error routine
 RAM(I)=10101010
End

I=Index of last RAM location

While (I=I-1) >= Beginning of RAM Do
 Begin
 If RAM(I) <> 10101010 then jump to Self Test error routine
 RAM(I) = 01010101
 End
Reset Stack Pointer with Stack Address

CTC TEST

There are basically two CTC tests, both of which are executed on all four channels of both CTC's. The first test checks the downcounting ability of the CTC channels by setting the CTC time constant to a known value, then checking whether it downcounts correctly within a known time period. The second test checks the timer ability and interrupt priority each of the CTC channels by setting them up in sequence and letting them downcount to zero, cause an interrupt, and jump to the test interrupt vector, altering the vector for the next interrupt expected. This is a very tricky test with strict timing constraints. For further explanation see below.

The two tests are performed on the two CTC's in the following order: Algorithm 1 (the first test) is performed on both CTC first, then Algorithm 2.

TEST OUTLINE FOR ALGORITHM #1 - This test is done on 1 CTC at a time

Increment IX

Reset all CTC channels

Set up interrupt vectors in RAM with the data in the ROM test interrupt vectors for the CTC - 8 locations with a jump instruction to a CTC

error routine (in the first test, if the downcounter counts to zero, its an error and the CTC error routine will call the Self Test error routine).

Set the Interrupt mode to 2 Enable interrupts

NOTE: For the first part of this test, all channels must be read before 256 T states have elapsed from the time each channel is started - i.e. before the time constant register downcounts.

For each channel . . .

Load Channel Control Word (interrupt enabled, timer mode, prescale value = 256)

Load Time Constant Register = 0

For each channel . . .

Read Time Constant Register

If <> 0 then jump to Self Test error

NOTE: For the second part of this test, all channels must be read after 256 T states but before 512 T states from the time the

channel is started. Remember that the time constant register was originally set to zero, so when it downcounts (after 256T states) it will be 255.

For each channel . . .

Read Time Constant Register

If <> 255 then jump to Self Test error

Execute this test a second time (without reseting the timing)

TEST OUTLINE - ALGORITHM #2

NOTE: Remember that Algorithm #1 set the jump-to-error-routine instructions in RAM locations and passed the RAM address to the CTC as interrupt vector addresses. In the following test, each CTC channel is set to interrupt in a controlled sequence. The sequence should be channel 2, followed by channel 0, then channel 1, finally channel 3 (interrupt priority also determines sequence). The sequence is verified by giving a different interrupt vector address to the channel which is expected to interrupt. This new vector address points

to a routine which changes the interrupt vector address of the second channel which is supposed to interrupt. In other words, if the channels interrupt in the right sequence the interrupt does not jump them to the error routine originally pointed to. Also, each alternate interrupt routine sets a bit in the B register which verifies that the routines were actually executed.

Increment IX

Load all CTC channels - interrupt enabled, prescale value = 16, timer mode

Load address of second interrupt routine into RAM CTC vector location Load Time Constant for each channel (these are carefully calculated as is the order that the channels are triggered to insure the correct interrupt sequence.

Enable interrupts
Wait (2 NOP instructions)
Disable interrupts
If Progrator (2 NEON the

If B register <> OFOH then call Self Test error routines

SECOND INTERRUPT ROUTINE EXPLANATION

Reload vector address for this channel with old error routine address Reset channel

Set bit in B register
Load RAM vector address for next expected channel with address of
the second interrupt routine for that channel
Enable interrupts
Return from interrupt

SIO TEST

This test basically performs loopbacks on the transmit, receive, and modem lines of all of the SIO ports. The test has three parts. The first part tests to see whether there are loopback hoods on the ports. For channels 1-3 the CTS line is tested. If set (equals 'l'), a test hood is present. For channel 0, data is looped from the IC line and read back in on the SR line. If the same pattern is read that was sent, a test hood is present on this channel too. Whenever a test hood is detected present, a bit is set in the E' register. Bits 0-3 in E' represent channels 0-3. A 'l' in any of these bit positions means that a hood is attached to the channel represented by that bit.

The second part of the test will perform an "internal" loopback which disables the frontplane drivers and sends data out the SIO and back again. Internal loopback is determined by the status of the RTS line on ch. B in SIO #1. If RTS=1, the frontplane drivers are disabled and the TX lines loop back into the RX lines.

The final part of the SIO test depends on whether or not there are any test hoods on any of the ports. The frontplane drivers are reenabled and the E' register is tested to determine which (if any) ports have a loopback hood attached to them. Data is sent out the channels with loopback hoods attached and read back in on the RX lines. It should be noted that the loopback tests use the "poll" mode of the SIO. In other words, the firmware sends data out the TX lines on each channel and loops on the RX Character Available bit in Read Register 0 of the SIO. A deadman timer of approx. 8 milliseconds is set initially to insure that the code does not loop forever in case there is an error.

External loopback on channel 0 is a little different from the rest of the channels because it is a modem port. The modem lines which are used are physically located on both channels of SIO #0 (see the firmware ERS for the designation of the SIO output lines) because of the

number needed. Logically, the following loopbacks are performed if a hood is present on channel 0:

OUTPUT LINE to INPUT LINE

TX RX RS (CH. A - RTS) CS (CH. A - CTS)
TR (CH. A - DTR) DM (CH. A - SYNC)
SR (CH. B - RTS) RR (CH. A - DCD)

- NOTE: 1. All of the modem lines for port 0 are in SIO # 0.
 - 2. The IC & SR lines are also connected to each other in the test hood. However, since they were used to detect the presence of the test hood in the first place, they are not tested again.

TEST OUTLINE

Reset all CTC channels and program for 19.2K baud Set up interrupt vector for deadman timer on CTC #1, CH. 2 Program all SIO channels - 8 bit, 1 stop bit, no parity Hood detect for channel 0-3. Set bit in E' register if hood is present. Internal loopback Start deadman timer Enable interrupts For I=1 to 8 do Wait until TX buffer empty If RX Character Available bit set (Read Reg 0) then jump to Self Test error Send OAAH on TX line Wait until RX Character Available bit set Read in character If <> character sent go to Self Test error routine Complement test character (now 055H)

External Loopback
For each port - test corresponding bit in E' register to see if

hood is present.

If hood is present, loop data from input line to output line. If input data does not = output data, jump to Self Test failure routine.

NOTE: There are two subroutines used to loop back data, LOOP-TEST and SIO-TEST. LOOP-TEST is used for loopbacks in the hood detect section and the modem line loopback. It turns on and off the designated modem line in the designated SIO channel according to a fixed pattern and matches the input modem line signal with the output signal. SIO-TEST on the other hand sends a character out the SIO transmit line as described above in the Internal Loopback explanation.

SUCCESSFUL TERMINATION OF SELF TEST

Upon successful completion of Self Test, the following will occur:

- 1. The ST-COND register will contain the value E0 (hex) to indicate that Self Test passed.
- 2. The card will send the host a Self Test Complete interrupt.
- 3. The card will execute the initialization routine

UNSUCCESSFUL TERMINATION OF SELF TEST

Upon unsuccessful termination of self-test, the following will occur:

- 1. The ST-COND register receives the value in the IX register. This value indicates where the test failed.
- 2. The system console will display an error message identifying the card by ID number and select code, and specify a number which indicates the type of failure (the value in the ST-COND register).
- 3. The card sends the host a Self Test Complete interrupt
- 4. The card will execute (or attempt to execute) the initialization routine.

VALUE OF ST-COND REGISTER UPON SELF TEST FAILURE

As stated above, when Self Test fails, a number representing the section of Self Test that failed is written to the ST-COND register. The following list defines each of these possible numbers. In the event of Self Test failure, the host can read the ST-COND register to determine where the failure occurred.

The ST-COND values are defined as follows:

- ST-COND = 1: INT-COND/INTERRUPT register test
 - = 2: NMI/RESET I.D. register test
 - = 3: Semaphore register test
 - = 4: ROM Test
 - = 5: RAM Test
 - = 6: CTC 0 Test ALG. 1
 - = 7: CTC 0 Test ALG. 2
 - = 8: CTC 1 Test ALG. 1
 - = 9: CTC 1 Test ALG. 2
 - =10: SIO 0 CH A Test (Internal loopback)

```
=11: SIO 0 CH B Test
                                (Internal loopback)
=12: SIO
                                 (Internal loopback)
              1 CH A Test
=13: SIO
             1 CH B Test
                                 (Internal loopback)
                                 (with diag hood - external loopback)
(with diag hood - external loopback)
(with test hood - external loopback)
(with test hood - external loopback)
=14: SIO
            0 CH A Test
=15: SIO
              0 CH B Test
=16: SIO
              1 CH A Test
=17: SIO
              1 CH B Test
```

Notes on 98642 Firmware revisions

The Firmware source code is the latest revision. It is the code contained in the EPROM marked 98642-81004. It is very slightly different from the revision marked 98642-81003. The differences are noted and commented in the source code listing and the IMS.

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                     Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                               PAGE
                                                                                                                                                                                                               1
                                                                         <870902.0106>
SOURCE: &STV1
PRGMR: EAP
            234567890123456789012345678901234567890123444444455555
                                                                         HP-DIO 98642A 4-CHANNEL MUX SELF-TEST
                                                                          LIST B,0,5
NLIST M,T
                                                                                       NAME MX4ST
                                                                                       PUBLIC MX4ST, CTC_ERRO
                                                                                       EXTRN INIT, ST_COND, TEST
                                                                      ********************
                                                                                     HP-DIO 4-CHANNEL MUX CARD SELF-TEST
                                                                         The following is the self-test code for the MUX Card. It performs tests on the following major components and data paths on the card: 1. ROM 2. RAM 3. CTC 4. SIO
                                                                         Self-test is invoked at EVERY card reset (at entry MX4ST).
                                                                         Upon successful completion, the following state of the card will result:
1. Z80 interrupts are enabled.
3. SIO is reset
4. CTC is reset
5. Interrupt mode = 2
                                                                        Upon unsuccessful completion, Self-Test will put the value of the IX register into the ST COND register. The value in the IX register indicates where the Self Test failed (see the IX values below for their interpretation). After saving the IX register in the ST COND register, A Self Test Done interrupt is sent to the host, and the self test executes (or attempts to) the Initialization routine. In other words, the card is left in basically the same state upon Self Test failure that it is upon a successful completion of Self Test.
                                                                         'IX' values are defined as follows:
IX = 1: INT_COND/INTERRUPT register Test
```

ERR LINE ADDR B1 B2 B3 B4

Z80 ASSEMBLER VER 3.0MR

PAGE

3

ERR	LINE	ADDR	81 8	2 B3 B4	MUX SEL	F-TES	T SYSTEM EQUATE:	s	PAGE	4
	113 114 115 116 117					SYS	**************************************	* * *		
	119				;	ROM	EQUATES			
	121 122 123	0000 1FFF 0002			ROM_BEG ROM_END ROM_SEG	EQU EQU EQU	0 1FFFH 2	Addr of beginning of ROM Addr of last byte of ROM Number of 4K segments of ROM		
	125				;	RAM	EQUATES			
	127 128 129 130	C002 07FE 0007 C800			RAM_BEG RAM_SIZ RAM_SEG STK_ADDR	EQU EQU EQU EQU	0C002H 0C7FFH-RAM_BEG- RAM_SIZ/256 0C800H	Addr of beginning of RAM +1 # of bytes in RAM # of 256 bytes segments in RAM Stack address		
	132				;	1/0	EQUATES			
	134 135 136 137 138 139 140	0070 0071 0072 0073 0080 0081 0082 0083			SIO_O_AD SIO_O_AC SIO_O_BC SIO_1_AC SIO_1_AC SIO_1_BC SIO_1_BC	EQU	70H 71H 72H 73H 080H 081H 082H 083H	SIO #0 CHANNEL A DATA SIO #0 CHANNEL A CONTROL SIO #0 CHANNEL B DATA SIO #0 CHANNEL B CONTROL SIO #1 CHANNEL A DATA SIO #1 CHANNEL A CONTROL SIO #1 CHANNEL B DATA SIO #1 CHANNEL B DATA SIO #1 CHANNEL B DATA		
	143 144 145 146 147 148 149 150	00D0 00D1 00D2 00D3 00E0 00E1 00E2 00E3			CTC_0_C0 CTC_0_C1 CTC_0_C2 CTC_1_C3 CTC_1_C1 CTC_1_C1 CTC_1_C2 CTC_1_C3	EQU EQU EQU	ODOH OD1H OD2H OD3H OE0H OE1H OE2H OE3H	CTC #0 CH 0 PORT 0 BAUD RATE GE CTC #0 CH 1 PORT 1 BAUD RATE GE CTC #0 CH 2 UNUSED CTC #0 CH 3 UNUSED CTC #1 CH 0 PORT 2 BAUD RATE GE CTC #1 CH 1 PORT 3 BAUD RATE GE CTC #1 CH 2 INTERNAL TIMER CTC #1 CH 3 UNUSED	NERATOR	
	153				;MISCELL	ANEOUS	S EQUATES			

ŧ	ERR	LINE	ADDR	B1 B2 B3 B4	MUX SELF	-TEST SYSTEM EQUATES	3	PAGE	5
		155 156 157 158 159 160 161 162 163 164 165 166	8000 8001 8002 C001 C000 0010 0034 0043 C010 C030		RESET INT REG SEM_REG COM_REG INT_COND PASS INT CODE SVAL EVAL CTC_V0 CTC_V1 ;	EQU OFOH EQU 10H EQU 34H EQU 43H	ADDRESS OF HW RESET REGISTER ADDRESS OF HW INTERRUPT REGISTER ADDRESS OF SEMAPHORE REGISTER ADDRESS OF COMMAND REGISTER ADDRESS OF INT COND REGISTER VALUE INDICATING ST PASSED - ST VALUE TO INT. HOST THAT ST. DOWNSED TO DETERMINE NMI ORIGIN-BE SAME AS ABOVE EXCEPT THIS IS EN BEG. CTC VECTOR LOCATION IN RAPBEG. CTC VECTOR LOCATION IN RAP	COND R	E

```
ERR LINE ADDR B1 B2 B3 B4
                                                                    MUX SELF-TEST
                                                                                                                                                                                       PAGE
                                                                                                                                                                                                       6
                                                                                   CSEG
                   0000
0000
0001
0002
0005
                                                                  MX4ST :
                                                                                   DI
XOR
LD
LD
                                                                                                                         CLEAR A REGISTER
CLEAR RESET BIT IN RESET/I.D. REG.- IT MAY
BE SET AFTER POWER UP WHICH WOULD CAUSE
THE NMI TEST TO FAIL
                                                                                         (RESET),A
SP,STK_ADDR
         173
174
175
176
177
178
179
180
181
182
183
                                                                                   RESET ALL CTC & SIO
                   0008
000A
000C
000E
000E
0010
                               06 04
0E D0
3E 03
                                                                                    LD
LD
                                                                                             B,4
C,CTC_O_CO
A,3
                                                                                                                         RESET ALL CTC CHANNELS
                                                                  MX_200:
                               ED 79
0C
10 FB
                                                                                   OUT
                                                                                              (C),A
                                                                                   INC C
DJNZ MX_200
         185
186
187
188
189
190
                   0013
0015
0017
0017
0019
0018
                               06 04
0E E0
                                                                                    LO
LO
                                                                                             B,4
C,CTC_1_C0
                                                                  MX_300:
                               ED 79
0C
10 FB
                                                                                   QUT (C),A
                                                                                    INC C
DJNZ MX_300
                  001C
001E
0020
0022
0022
0024
0025
0026
                               06 02
0E 71
3E 18
                                                                                   LD
LD
                                                                                                                           RESET ALL SIO CHANNELS
         192
193
194
195
196
197
198
199
                                                                                             B,2
C,SIO_O_AC
A,18H
                                                                  MX_400:
                              ED 79
0C
0C
10 FA
                                                                                   OUT (C),A
INC C
INC C
DJNZ MX_400
                  0028
002A
002C
002C
002E
002F
0030
         201
202
203
204
205
206
207
                               06 02
0E B1
                                                                                    LD B,2
LD C,SIO_1_AC
                                                                  MX_500:
                              ED 79
0C
0C
10 FA
                                                                                             (C),A
                                                                                    OUT
                                                                                   INC C
INC C
DJNZ MX_500
         210
211
212
213
                   0032 C3 6E 00
                                                          C
                                                                                   JР
                                                                                           DOIT
                                                                                                                            Jump around the following stuff.
                                                                                   WARNING
                                                                                                                     WARNING
                                                                                                                                                      WARNING
```

```
PAGE
ERR LINE ADDR B1 B2 B3 B4
                                                                                MUX SELF-TEST
           THE FOLLOWING ADDRESSES MUST ALIGN AS FOLLOW
                                                                                                     38H LOOP SCANNING RAM
                                                                                                     48H CTC SELF-TEST INTERRUPT VECTORS
                                                                                                     66H NMI, JUMP TO INIT
                                   FF FF FF FF FF FF FF FF FF
                      0035
0037
0038
0039
003C
003E
0041
0042
0044
                                                                                                  DEFW OFFFFH
DEFB OFFH
DI
LD BC,100H
ADD IX,BC
JP ST ERR
DEFB OFFF
DEFW OFFFFH
DEFW OFFFFH
DEFW OFFFFH
                                                                                                                                                 SPACE FILLERS SO THAT THE FOLLOWING ROUTINE WILL BEGIN AT 38H
                                                                                                                                                ADDING 100H TO WHATEVER IS IN IX AT THIS TIME. IF SELF TEST ADDRESSES OUTSIDE PHYSICAL MEMORY, THE TRI-STATE LINE WILL USUALLY ASSUME HIGH. WILL CAUSE A JUMP TO THIS ROUTINE
                                                                     С
                                                                                                  CTC SELF-TEST INTERRUPT VECTOR TABLE
                       0048
0048
0049
0040
0040
0050
0052
0054
0056
                                                                              CTCIT1:
                                                                                                  DEFW CTC_ERRO
                                    F2 02
                                                                     000000000
                                    FF FF
FF FF
FF FF
FF FF
                                                                                                  DEFW OFFFFH
DEFW OFFFFH
DEFW OFFFFH
                       0058
0058
0050
0050
                                                                                                                                                   FILLERS - NHI ROUTINE MUST BE AT 066H
                                                                                                   DEFW OFFFFH
                                                                                                   MHI
                                                                                                  DEFW OFFFFH
DEFW OFFFFH
DI
CALL INIT
                                    FF FF
FF FF
F3
CD 00 00
FB
ED 45
FF
                      0062
0064
0066
0067
006A
006B
006D
                                                                                                                                                 CALL THE INIT SUBROUTINE
                                                                                                   ŘÉTN
DEFB OFFH
                                                                              DOIT:
           264 006E
```

CDD 1 7115	0000			0.4	MIN	05.5 250		. PAGE 8
ERR LINE 266		DD 21			1107	SELF-TES	IX.O	INITIALIZE TEST COUNTER
267 268	0072 0073	D9 01		00		ĔXX	RC 0	INITIALIZE ALTERNATE REGISTER SET
269 270	0076 0079	11 00	00			ĹĎ	DE,O HL,O	THE TABLE RELEASING REVIOUS SET
271	007C	Ď9	•			ĒXX		
273 274					;	2.50		
274 275 276							R THE COMMAND R I READ TO SET IT	
277 278	007D 007E	AF 32 01	CO		•	XOR LD	A (COM_REG),A	CLEAR A REGISTER SET COM REG TO ZERO - MAY NOT BE ALREADY
279	0081	3Ā 01				ĹĎ	A, (COM_REG)	THIS IS TO INSURE THAT INT. LINE IS HIGH
281					• ;			·
282 283					11	_	NO INTERRUPT RE	
284 285					IE	N DIT /D	TT AY THE THE	IN TWO PARTS. THE FIRST PART TESTS THE ITERRUPT REGISTER BY MAKING SURE THAT A
285 286 287 288					WK WA	NT TO AC	TUALLY SEND AN	ISTER SETS IT . HOWEVER, SINCE WE DO NOT INTERRUPT TO THE HOST AND SINCE THE IRQ D BE TESTED, THE PORTION OF THE TEST THAT
289 290					• TF	CTS THE	SETTING OND PES	SETTING OF THE IPO RIT IS PERFORMED RETER
291 292					ţ	THE CAR	D AND CAUSES TH	CAUSE THE NMI TEST GENERATES A SOFT RESET LE IEN BIT TO BE CLEARED WHICH IS SOMETHING SIDE. REMEMBER THAT HAVING THE IEN AND
293					; ÎR	RO BITS S	ET AT THE SAME	TIME TRIGGERS AN INTERRUPT TO THE HOST.
295	0084	DD 23	:			INC		
296 297	0086 0087 008A	AF 32 01				XOR LD (INT REG).A	CLEAR BIT 7 OF THE STATUS REG.
298 299 300	008D 008F	3A 01 E6 80				AND	Ţ(IÑT_ŘÉĠ) 80H	MAKE SURE THAT BIT 7 (IEN) IS CLEARED
301	0091	FE 00 C2 B0	04	C		JP	NZ,ST_ERR	
303 304	0094 0096	3E 80 32 00	СО			LD LD	A,80H (INT_COND),A	GENERATE INTERRUPT TO HOST BY WRITING TO THE INT_COND REG.
305 306	0099 009C	3A 01 E6 C0	80			LD AND	H (INT_REG) OCOH	MASK OFF BITS 6 & 7 IN STAT REG.
307 308	009E 00A0	FE 40 C2 B0	04	С		CP JP	40H NZ,ST_ERR	SHOULD BE IEN=0, IRQ=1
310					;			

	ERR LINE	ADDR	B1 B	2 B3 B4		MUX SEL	F-TES	Т		PAGE	9
•	311 312 313 314 315 316 317 318 319					THE F RESET CARD SECON	IRST /I.D. I.D.	REGISTER AND T THE CORRECT CA TION OF THIS CO	ER TEST TEST MASKS OFF THE UPPER BIT OF THE REMAINING SEVEN BITS FORD TO THE FORDYCE CARD IS SOFT RESET TO THE ZIS CAUSED. A VALUE (SVAL) IS IS INVOKED. IF NMI EXECUTES COTTHE INIT ROUTINE WHERE THE VAL CHANGED TO MATCH THE PATTERN I	R CORREC THE	;T) THE
	322 323 324 325 326	00A3 00A5 00A8 00AA 00AC	DD 2 3A 0 E6 7 FE 0 C2 B	0 80 F 5	С		INC LD AND CP JP	IX A (RESET) 7FH 5 NZ,ST_ERR	MASK OFF REMOTE BIT- SEE IF ARE CORRECT CARD ID IF LOWER BITS <> 5 THEN ERRO	LOWER 5	
	327 328 329 330 331 332	00AF 00B1 00B4 00B6	3E 3 3E 8 32 0	0	E	;	FD FD FD	A,SVAL (TEST),A A,80H (RESET),A	STARTING VALUE TO TEST REG. PUT STARTING VALUE INTO TEST CAUSE A Z-80 RESET BY SETTIN IN THE RESET REGISTER		:R
!	332 333 334 335 336 337 338	0089 0088 0088 0000 0000	00 3A 7E 28 0 C3	0 00 3 3	E C	•	NOP NOP LD CP JR JP	A, (TEST) EVAL Z,NMI1 ST_ERR	WAITING FOR NMI TO COME THRO CHECK IF TEST REG. WAS CHANG JUMP IF TEST WAS SUCCESSFUL IF NOT, GOTO ST_ERR		IIT
	340 341	00C5 00C6	AF 32 0		E	NMI1:	XOR LD	A (TEST),A	CLEARING THE TEST REG.		
	343 344 345 346 347 348 349 350	00C9 00CC 00CE	21 0 CB F 3A 0	1 80 E 1 80		OR INIE	LD SET	NG PORTION OF C REGISTER (THE READS IT BACK A HL, INT_REG 7 (HL) A (INT_REG) OCOH	SET IEN BIT (7) IN STATUS REG. READ STAT REG TO SEE IF BIT SE	:13	
i	351 352 353	00D1 00D3 00D5	FE 8 C2 B	0	С		AND CP JP	NZ,ST_ERR	MASK OFF BITS 6 & 7 SHOULD BE IEN=1, IRQ=0		
	355 356 357 358	0009 0008	AF 32 0	1 80		******* Update	****	(INT_REG),A ********	CLEAR A SO CAN CLEAR IEN BIT ***************************** tout - RMO Production Engineeri	******* ing	****

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                       MUX SELF-TEST
                                                                                                     ; Added the following line to assure INT_REG was really checked LD A.(INT_REG) Get content of INT_REG;
                           00DC 3A 01 80
                                                                                                                             AND OCOH
CP O
JP NZ,ST_ERR
                                               E6 C0
FE 00
C2 B0 04
                             OODF
                                                                                                                                                                                          SHOULD BE IEN=0. IRQ=0
              366
367
368
369
370
371
372
373
374
377
378
                                                                                                         SEMAPHORE REGISTER TEST:
                                                                                                    The following is a test for the Semaphore register. There are basically four parts to this test. The first part puts the register into a known state by writing to it and testing that the write set it to zero. The second part of the test then checks the Semaphore register again to see if the read (to check the write results) set it. The final part of the test is another write to the Semaphore register and a check to see if it went from a 1 to 0 correctly. The Semaphore register is left set (bit 7=1) by the last read. It will be cleared in the Initialize routine. The reason for this is added protection against the host attempting to send or receive an interrupt before the card has completed its Self Test and Initialize routines.
                                                                                                                             INC IX
LD A,80H
LD (SEM_REG),A
LD A,(SEM_REG)
BIT 7,4
ST ERR
                             00E6
00E8
00EA
00ED
                                              DD 23
3E 80
32 02 80
3A 02 80
CB 7F
              381
382
383
384
385
                                                                                                                                                                                          SETTING INITIAL VALUE = 0 B WRITING TO IT
                                                                                                                                                                                          SEE IF SEMAPHORE BIT = 0 IF NO, ERROR
                                               CB 7F
C2 B0 04
                                                                                        C
                                                                                                                                             NZ,ST_ERR
                             00F5
00F8
00FA
                                                                                                                                                                                          GET CONTENTS OF SEM REG AGAIN A REG ALREADY HAS ADDRESS OF SEM_REG IF BIT NOT SET, "1", ERROR
                                              3A 02 80
CB 7F
CA 80 04
                                                                                                                              LD A, (SEM_REG)
BIT 7,A
JP Z,ST_ERR
                                                                                        C
                            00FD
00FF
0102
0105
0107
                                              3E 80
32 02 80
3A 02 80
CB 7F
C2 80 04
                                                                                                                                            A,80H
(SEM_REG),A
A,(SEM_REG)
7,A
NZ,ST_ERR
                                                                                                                              LD
LD
LD
BIT
JP
                                                                                                                                                                                          CHECK IF WORKS FROM 1 TO 0
              392
393
394
395
396
397
398
399
400
                                                                                                                                                                                          DID THE WRITE CLEAR THE SEM. REG? IF NO, ERROR
                                                                                        С
                                                                                                     NOTE: THE SEMAPHORE REGISTER IS LEFT SET FROM THIS TEST. IT IS CLEARED AT THE END OF INIT. THIS WAY IT IS AN ADDED PREVENTION IN CASE THE HOST TRIES TO SEND AN INTERRUPT BEFORE THE CARD IS
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                            MUX ROM TEST
                                                                                                                                                                                                               PAGE
                                                                                                                                                                                                                           11
           405
                                                                             *********************************
          406
407
                                                                                PERFORMS A CRC USING THE POLYNOMIAL X**16+X**2+X*1 IT EXPECTS A 16 BIT CHECK CHARACTER TO BE STORED IN THE UPPER BYTES OF ROM. THE CHECK CHARACTERS ARE STORED WITH THE LOW ORDER BYTE FIRST.
           408
          409
410
411
412
                                                                                THE MOST SIGNIFICANT BIT OF THE CRC POLYNOMIAL IS THE LEAST SIGNIFICANT BIT OF THE Z80 NUMBER.
E IS THE HIGH ORDER CRC REMAINDER.
D IS THE LOW ORDER CRC REMAINDER.
THIS ALGORITHM, WITH S <- (E XOR CHAR)*X***8 AND T <- D*X***8, CALCULATES T*X***8+S*X**2+S*X+S.
                                                                                Note: The polynominal X**16+X**2+X+1 has the same "goodness" (i.e., error detection wise) as the CRC-CCITT polynomial X**16+X**12+X**5+1 which is slightly better than the CRC-16 polynominal X**16+X**2+X+1 is because of the algorithm execution
          424
425
426
427
                                                                                 RELEVANT REGISTER VALUES UPON UNSUCCESSFUL COMPLETION:

    (ROM_SEG - B') = 4K SEGMENT WITH CRC ERROR.
SEGMENTS NUMBERED FROM 0
    DE = COMPUTED CRC FOR SEGMENT

          435
436
437
438
439
440
441
                                                                                GLOBAL EQUATES:

ROM BEG: THE STARTING ADDRESS OF ROM
ROM-END: ADDRESS OF THE LAST BYTE IN ROM
ROM_SEG: THE NUMBER OF 4K SEGMENTS IN ROM
                                                                            ************************
          443
444
445
446
447
                                                                                              EQU $
INC IX
The algorithm assumes that RAM has not yet been tested and is therefore not usable. Both the normal and alternate register sets are used.
                     010A
010A DB 23
                                                                  C
                                                                          ROM:
                     010C
010F
0110
                                  21 00 00
09
06 02
                                                                                              LD HL ,ROM_BEG EXX
                                                                                                                                          HL->Start of ROM
                                                                                                         B,ROM_SEG
                                                                                                                                           B' = # 4K segments for DJNZ loop
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                                                                                   MUX ROM TEST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PAGE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                12
                                                                                                                                                                                                                                                                                                 HL , ROM_END
                                                                                                                                                                                                                                                                                                                                                                                           HL'->1st CRC check char.
                                                           0112 21 FF 1F
                                                                                                                                                                                                                                                                    LD
                              452
                                                                                                                                                                                                                                                                 EXX
LD
LD
                                                                                          D9
01 10 FE
11 FF FF
                                                                                                                                                                                                             ROM_10
ROM_15
                              Set up loop for 4K-2 length CRC
Initialize partial remainder
                                                                                                                                                                                                                                                                                                BC, OFE10H
DE, OFFFFH
                                                                                                                                                                                                                                                               Calculate CRC on the next 4094 characters.
                                                                                                                                                                                                                                                                LD A, (HL)
XOR E, D
LD D, A
REA
XOR D
RRCA
RRCA
AND COOH
XOR E, A
LD A, D
RRA

                                                                                                                                                                                                             kom_20
                                                         011DEF101123346789ABCD0122EF1011212132
                                                                                             7EB55771A0FF66B57A1FA1A77310D0 EB E8
                                                                                                                                                                                                                                                                                                                                                                                           Get character
Calculate CRC
                                                                                                                                                                                                                                                                                                                                                                                                      0
                                                                                                                                                                                                                                                                                                                                                                                                                  0
                                                                                                                                                                                                                                                                 \ensuremath{\mathsf{DE}} contains the CRC. Switch to alternate register set to check CRC against check character.
                             482
483
                                                        0134
0135
0136
0137
0138
0139
0138
0135
0140
0142
0142
                                                                                            7A
D9
4F
D9
7B
D9
8E
20
05
279
BE
28
04
                             485
486
487
488
490
491
493
494
495
496
498
499
                                                                                                                                                                                                                                                                 A,D
                                                                                                                                                                                                                                                                                              C,A
                                                                                                                                                                                                                                                                                                                                                                                           D'=CRC low byte
                                                                                                                                                                                                                                                                                               A,E
                                                                                                                                                                                                                                                                                                                                                                                            A=CRC high byte
                                                                                                                                                                                                                                                                                                (HL)
NZ,ROM_40
HL
A,C
(HL)
Z,ROM_50
                                                                                                                                                                                                                                                                                                                                                                                           high bytes compare? If not!
                                                                                                                                                                                                                                                                                                                                                                                           A=CRC low byte
low bytes compare?
If OK
                                                                                                                                                                                                            ROM 40:
                                                                                             D9
C3 B0 04
                                                                                                                                                                                                                                                                 EXX
JP ST_ERR
                                                                                                                                                                                     C
                                                                                                                                                                                                                                                                                                                                                                                            Go to Self Test Error routine
```

```
ERR LINE ADDR B1 B2 B3 B4 MUX ROM TEST PAGE

501
502
503
504
505
506
506
507
508
509
510
510
510
511
513
0146
514
0146
514
0146
515
0147
10
CC
DEC HL
DJNZ ROM_10
EXX Back to regular register set
```

13

```
ERR LINE ADDR 81 82 83 84
                                                                                                             MUX RAM Test
                                                                                                                                                                                                                                                                                                    PAGE 15
                              0155 01 FD 07
0158 ED 80
                                                                                                                                     LD BC,RAM_SIZ-1
LDIR
                                                                                                                                    The following loop is used for both the scan of RAM from bottom to top and from top to bottom. Each RAM location is retrieved, verified to contain the appropriate value, and then set with the complement of that value. If RAM (n) does not match then the following fault has been detected:

1. There is a stuck-at fault in RAM (n).

2. When RAM (n) was written to, a decoder fault caused the value to be written somewhere else.

3. When RAM (n+-x) was written to with the complement its value, RAM (n) was changed also.
               570
               578
579
580
581
582
583
584
585
                                                                                                                                     By performing the write and test operation in both directions, all possible stuck-at and decoder fault combinations can be tested.
                                                                                                                                                    HL ,RAM_BEG
BC ,RAM_SEG
D,010101018
                                                                                                                                                                                                   Start 1st from bottom to top
# of 256 byte segments
D= Test pattern
                                                                                                                                     FD
                                               7E BA C2 BO 04 2F 77 FE 55 20 03 2B 18 01 10 EF 0D EC
                                                                                                                                    LD A, (HL)

CP D

JP NZ,ST_E

CPL

LD (HL),A

CP 010101

JR NZ,RAM_

DEC HL

JR RAM_16

INC HL

DINZ RAM_10

DINZ RAM_10

DEC NZ,RAM_
                                                                                                                                                                                                   A=RAM (n)
match on pattern?
If not...ERROR
RAM (n) <-
complement of RAM (n)
1st time thru loop?
If yes
                             0162
0163
0164
0167
0168
0169
016B
016D
0171
0173
0174
               591
592
593
594
595
596
597
598
599
600
                                                                                                          RAM_10:
                                                                                                                                                     NZ,ST_ERR
                                                                                          . С
                                                                                                                                                    (HL) A
01010101B
NZ,RAM_15
HL
RAM_16
                                                                                                                                                                                                 If yes
Top to bottom scan (n=n-1)
                                                                                                                                                                                                   Bottom to top scan (n=n+1)
Loop to access RAM_SIZ bytes
of RAM.(RAM_SIZ = RAM_SEG*256)
                                                                                                                                                    C NZ,RAM_10
                                                                                                                                                   BC,RAM_SEG
HL
D,A
10101010B
Z,RAM_10
                             0176
0179
017A
017B
017D
                                              01 07 00
2B
57
FE AA
28 E3
                                                                                                                                     LD
DEC
LD
CP
JR
               605
606
607
                                                                                                          RAM_20
                                                                                                                                                                                                   Reset for 2nd pass thru loop
                                                                                                                                                                                                   Is 2nd pass already done?
If not...scan top to bottom
                                                                                                                OK TO USE RAM FOR STACK
                                                                                                          RAM_XIT:
: RAM is now usable, establish stack
                              017F
```

616 017F 31 00 C8

LD SP,STK_ADDR

ERR LINE	ADDR	B 1	82	В3	B4		MUX CTC	TEST			PAGE	17
618 619 620 621 622 625 626 627 628 629 631 631 632 633 634 635 636 637 638 640 641 642 643 644 645							Algoris These of the services a s	MU C tess thm 1 for coneck to the coneck time for time time that the coneck t	x CTC #0 TEST t implements two : stuck-at-1 & 0 i ounter, and the ed. All channel onstant register e the first incr ement. This is e constant regis : ithm is only per to the interrupt xternal trigger, gister, ZC/TO2, ability to hold able further int rrupt servicing ister is loaded then 2, then 0 2,0,1, and 3. A nterrupt vector ds to the checks interrupt vector terrupts, and re	formed on the CTC which is priority daisy chain (CTC #1) more combinations of the chan and some channel independence. off interrupts (an interrupt errupts) and correct daisy are checked. The interrupt such that channel 2, then interrupt. The order of servi is each channel gains control, to point to an error, resets um, sets next-channel-to-getto point to that routine,	inel	
649 650 651 652 653 654 655	0182 0184 0186 0188 018R 018C	3E D3 D3	03 D0 D1 D2			С	стс:	EQU INC LD OUT OUT OUT OUT	* A,03H (CTC_0_C1),A (CTC_0_C2),A (CTC_0_C3),A	RESET ALL CTC #0 CHANNELS		
657 658 659							:	BEGI	N ALGORITHM 1 -	CTC #0		
661 662 663 664 665 666	0190 0192 0194 0196 0199	3E 03 21	47 10 00 48 10	CO		С		LD LD OUT LD LD LD	A, .HIGH.CTC_VO I,A A, 10H (CTC_O_CO),A HL,CTCIT1 DE,CTC_VO BC,8	SET UP INT VECTORS FOR CTC SET UP VECTOR IN CTC WITH 10 THIS IS ADDRESS OF INTERRUPT	н	ts

```
MUX CTC TEST
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                                                                        PAGE
                                                                                                                                                                                                                     18
                     019F
01A1
01A3
01A4
                                                                                           LDIR
IM
XOR
EI
          669
670
671
672
673
674
                                                                                                                                    SET INTERRUPT MODE TO 2
CLEAR A REG - USE TO CHECK VAL. OF DOWN CNTR
                                                                                                                                      D -> CHANNEL CONTROL REGINTS, TIMER, 256PS, IN TRIGB -> TIME CONSTANT B=00=256, B=FF=255
                     01A5
                               11 00 B7
                                                                                           LD
                                                                                                     DE,08700H
          676
677
678
679
680
681
682
                    01A8 01 D0 04
                                                                        XCTCLO: LD BC,256*4+CTC_O_CO
                                                                                          OUT
OUT
INC
                     01AB
01AD
01AF
01B0
                                                                        XCTCL1:
                                                                                                                                      LOAD CHANNELS
TIMER LOADED W O/PRESCAL.=256
                               10 F9
                                                                                           DJNZ XCTCL1
          683
684
685
                                                                                           LD 8C,256*4+CTC_0_C0
                     01B2 01 D0 04
                                                                                                                                     ALL CHANNELS MUST BE READ
BEFORE 256T STATES ELAPSE
FROM THE TIME THE CHANNEL
IS STARTED. (ALL ARE READ
BETWEEN 153 & 196 T)
R=EXPECTED(E=ACTUAL,C=CTC*)
          686669669916699966999770127703770777111
                    01B5 ED 58
01B7 BB
01B8 C2 B0 04
01BB 0C
01BC 10 F7
                                                                       XCTCL2: IN E,(C)
CP E
JP NC,ST_ERR
INC C
DJNZ XCTCL2
                                                               C
                                                                                           DEC A BC,256*4+CTC_0_C0
                    01BE 3D
01BF 01 D0 04
                                                                                                                                     ALL CHANNELS MUST BE READ
AFTER 256T STATES, BUT BEFORE
512T STATES HAVE ELAPSED FROM
THE TIME THE CHANNEL IS
STARTED. (ALL ARE READ
BETWEEN 334 & 421 T)
A=EXPECTED(E=ACTUAL,C=CTC*)
                                                                       XCTCL3: IN E,(C)

CP E

JP NZ,ST_I

INC C

DJNZ XCTCL3
                    01C2
01C4
01C5
01C8
01C9
                                ED 58
BB
C2 B0 04
OC
10 F7
                                                                                                     NZ,ST_ERR
                                                               C
                    01CB
01CD
                               FE FE
20 D9
                                                                                                     OFEH
NZ,XCTCLO
                                                                                                                                    TEST RUN TWICE-T=0;T=255
                    01CF
                               F3
                                                                                           DI
          713
714
                                                                                           Begin Algorithm 2 - CTC #0
          716
```

```
ERR LINE ADDR 81 B2 B3 B4
                                                                                                                                                                                                                                                                                          MUX CTC TEST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             PAGE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ASSUME:
I=D0, CTCO INT WEC REG=00
INT TRANSFER VEC SET TO ERROR
IN 2, DI
                                       IX
B,07H
(CTC_0_C1),A
(CTC_0_C2),A
(CTC_0_C2),A
(CTC_0_C3),A
HL,XI2
(CTC_V0+4),HL
                                                                            01D02
01D06
01D06
01D00
01D00
01D00
01EE4
001EEE
001FF7
001FF8
001FF8
001FF8
001FF0
001FF0
001FF0
                                                                                                                          DD 23
06 007
D3 D0 D3 D1
D3 D2
D3 D3 D2
21 01 02
222 14 C0
3E 09
D3 D1
D3 D0
3E 01
D3 D2
3E 02
F8 D2
F8 D0
                                                                                                                                                                                                                                                                                                                                                            INC LD UTTO TO LD UTTO TO LD UTTO TO LD UTTO TO LD UTTO LD UTT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 CLEAR CHECKSUM
INT, TIMER, 16PS, EXT TRIG
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            CH3 SHOULD TRY TO INT AFTER
CH2 & BEFORE CH1 DR CH0
CH2 & BEFORE CH1 DR CH0
PUT ADDR. OF INT. ROUTINE IN RAM
VECTOR LOCATION
TIME CONST SUCH THAT CH1
FOLLOWED BY CH0 TRY TO INT
WHILE IN CH2 INT ROUTINE
                                                                                                                                                                                                                                                                                                                                                                                                     (CTC_0_CO),H
A,1
(CTC_0_C3),A
(CTC_0_C2),A
A,3
HL,CTC_ERRO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                A <- CHAN CONTROL RESET
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                (MUST BE >23T AFTER CH2 LOADED
(CH2 SHOULD INT AFTER THIS)
(FOR NMI PROTECTION)
ALL CHS SHOULD HAVE INT BY NOW
SEE IF ALL 4- CHS INT IN ORDER
                                                                                                                              00
F3
3E F0
                                                                                                                                                                                                                                                                                                                                                                                                       A,OFOH
                                       748
749
7551
7553
7556
7559
7561
7663
7665
7665
                                                                                                                                                                                                                                                                                                  . . . INTERRUPT ROUTINES FOR XCTC ALG 2
                                                                                                                                                                                                                                                                                                                                                                                                    (CTC_V0+4),HL
(CTC_0_C2),A
O,B CESET CHANNEL
ADD TO CHECKSUM
DE,XIO
(CTC_V0),DE SET INT TRANSFER VEC
XIC
                                                                             0201
0204
0206
0208
0208
020B
                                                                                                                       22 14 CO
D3 D2
CB CO
11 11 02
ED 53 10 CO
18 27
                                                                                                                                                                                                                                                                                                                                                              LD
OUT
SET
LD
LD
JR
                                                                                                                                                                                                                                                                                    ÅΙ2:
                                                                                                                       22 10 CO
D3 D0
CB D0
11 21 02
ED 53 12 CO
18 17
                                                                            0211
0214
0216
0218
0218
021F
                                                                                                                                                                                                                                                                                                                                                            LD (CTC_VO),HL
CUT (CTC_O_CO),A
SET 2,B
LD DE X11
LD (CTC_VO+2),DE
JR XIC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      EACH OF THESE INTERRÜPT ROUTINES
SETS THE ADDRESS OF THE NEXT
ISR EXPECTED INTO ITS PROPER
RATH LOCATION, REPLACING THE
EXISTING JP CTC_ERRO*INSTRUCTION.
                                                                                                                                                                                                                                                                                   ΧIO:
```

```
ERR LINE
                        ADDR 81 82 83 84
                                                                                          MUX CTC TEST
                                                                                                                                                                                                                                                 PAGE
                                                                                                                                                                                                                                                                   20
                         0221
0224
0226
0228
0228
022F
                                        22 12 C0
D3 D1
CB E0
11 31 02
ED 53 16 C0
18 07
                                                                                                               LD
OUT
SET
LD
LD
JR
                                                                                                                           (CTC_V0+2),HL
(CTC_O_C1),A
4,B
DE,XI3
(CTC_V0+6),DE
                                                                                        XI1:
             768
7769
770
771
772
773
774
777
778
778
778
778
778
                         0231
0234
0236
0238
0238
0238
                                       22 16 C0
D3 D3
CB F0
CB 20
FB
ED 4D
                                                                                                              LD
OUT
SET
SLA
EI
RETI
                                                                                                                           (CTC_VO+6),HL
(CTC_O_C3),A
6,B
B
                                                                                        ХIЗ:
                                                                                        XIC:
                         0230
                                                                                        Χοκ:
                                                                                                               EQU
             783
784
785
786
                                                                                                              REPEAT CTC ALGORITHM 1 FOR CTC #1
             788
789
790
791
792
                        023D
023F
0241
0243
0245
0247
                                       DD 23
3E 03
D3 E0
D3 E1
D3 E2
D3 E3
                                                                                                               INC
LD
OUT
OUT
                                                                                                                          IX
A,03H
(CTC_1_C0),A
(CTC_1_C1),A
(CTC_1_C2),A
(CTC_1_C3),A
                                                                                                                                                                 RESET ALL CTC #1 CHANNELS
                                                                                                                                                                          SET UP INTERRUPT VECTORS IN RAM FOR CTC #1 PUT CTC VECTOR ADDRESS IN CTC.
                                       3E CO
ED 47
3E 30
D3 EO
21 48 00
11 30 CO
01 08 00
ED 80
AF
FB
                        0249
024B
024D
024F
0251
0254
0257
025A
025C
025D
                                                                                                                          A, .HIGH.CTC_V1

I,A

A, 30H

(CTC_1_CO),A

HL.CTCTT1

DE,CTC_V1

BC,8
                                                                                                              LD
LD
OUT
LD
LD
LD
LD IR
XOR
EI
             795
796
797
798
800
801
803
804
805
806
807
808
811
812
813
                                                                                                                           A
                                                                                                                                                                           CLEAR A - USED IN DOWN CNTR CHECK
                                                                                                                                                                 D -> CHANNEL CONTROL REG
INTS, TIMER, 256PS, IN TRIG
B -> TIME CONSTANT
B=00=256, B=FF=255
                         025E 11 00 B7
                                                                                                                          DE,08700H
                                                                                                              LD
                                                                                       XCTCLOA: LD
                                                                                                                           BC,256*4+CTC_1_CO
                         0261 01 E0 04
                                       ED 51
ED 59
OC
10 F9
                         0264
0266
0268
0269
                                                                                       XCTCL1A: OUT
OUT
INC
                                                                                                                                                                 LOAD CHANNELS
                                                                                                              DJNZ XCTCL1A
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                                                                                                                                                                                                                                                               MUX CTC TEST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        PAGE 21
                                                                                                                                                                                                                                                                                                                                                                                           ;
                                                                                                              026B 01 E0 04
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           LD BC,256*4+CTC_1_CO
                                                         ALL CHANNELS MUST BE READ
BEFORE 256T STATES ELAPSE
FROM THE TIME THE CHANNEL
IS STARTED. (ALL ARE READ
BETWEEN 153 & 196 T)
A=EXPECTED(E=ACTUAL,C=CTC*)
                                                                                                            026E
0270
0271
0274
0275
                                                                                                                                                                          ED 58
BB
C2 BO 04
OC
10 F7
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     IN
CP
JP
INC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              E,(C)
E
NZ,ST_ERR
                                                                                                                                                                                                                                                                                                                                                                                           XCTCL2A
                                                                                                                                                                                                                                                                                                                                         C
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           DJNZ XCTCL2A
                                                                                                              0277
0278
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         DEC A
LD BC,256*4+CTC_1_CO
                                                                                                                                                                              3D
01 E0 04
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ALL CHANNELS MUST BE READ
AFTER 256T STATES, BUT BEFORE
512T STATES HAVE ELAPSED FROM
THE TIME THE CHANNEL IS
STARTED. (ALL ARE READ
BETWEEN 334 & 421 T)
                                                                                                            027B
027D
027E
0281
0282
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       IN E,(C)
CP E
JP NZ,ST_ERR
INC C
DJNZ XCTCL3A
                                                                                                                                                                          ED 58
BB
C2 B0 04
OC
10 F7
                                                                                                                                                                                                                                                                                                                                                                                           XCTCL3A
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    A-EXPECTED (E-ACTUAL, C-CTC+)
                                                                                                                                                                                                                                                                                                                                            C
                                                                                                                0284 F3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         DI
                                                           843
844
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Repeat Algorithm 2 for CTC #1
                                                         846
847
848
850
851
853
855
856
857
866
866
866
866
866
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ASSUME:
I=DO, CTCO INT VEC REG=00
INT TRANSFER VEC SET TO ERROR
IM 2, DI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          IX
B,0
R,97H
(CTC-1-C1),A
(CTC-1-C2),A
(CTC-1-C3),A
HL,XCTC12
(CTC-V1+4),HL
                                                                                                                                                                              DD 23
06 97
03 E0
03 E1
03 E2
03 E3
03 E1
03 E0
03 E1
03 E0
03 E1
03 E0
03 E1
04 C1
05 E1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         INC LD OUT OUT LD LD TOUT LD COUT LD C
                                                                                                              0285
0287
0289
028B
028F
0291
0293
0299
029B
029F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    CLEAR CHECKSUM
INT, TIMER, 16PS, EXT TRIG
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                CH3 SHOULD TRY TO INT AFTER
CH2 & BEFORE CH1 OR CH0
CH2 & BEFORE CH1 OR CH0
PUT ADDR. OF INT. ROUTINE IN RAM
VECTOR LOCATION
TIME CONST SUCH THAT CH1
FOLLOWED BY CH0 TRY TO INT
WHILE IN CH2 INT ROUTINE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  A, (£3_1_5†)
                                                                                                                02A1
```

ERR LINE ADDR B1 B2 B3 B4 MUX CTC TEST

913
914 02F2
915 02F2 E1
916 02F3 C3 B0 04 C JP ST_ERR

918 02F6 C XCTCOK: EQU \$

PAGE 23

```
922
923
924
925
926
927
                                                                         ;***********************************
                                                                                               Async SIO Test
                                                                             Performs a basic functional test of channels A & B of the SIO to asynchronously transmit 8 bytes of data at 19.2 KBAUD. The test uses the 'poll mode' capability of the SIO, not the 'interrupt mode'.
928
929
931
932
933
934
935
936
937
938
940
941
942
                                                                            If there is a stuck-at-0 condition in the 'RD' lines or if there is a generally malfunctioning SIO, the test could loop forever waiting for 'TX Buffer Available' or 'RX character available'. A deadman timer is used to both detect this condition and to detect the case where the SIO is transmitting, but at a rate much slower than the configured 9600 BAUD.
                                                                             This test also verifies that the status signals RD will toggle between 0 and 1.
           02F6
02F8
02FA
02FA
02FC
02FE
0300
0302
0303
                           0E D0
06 04
                                                                                                           C,CTC_O_CO
B,4
                                                                                                                                                 RESET ALL CTC & PROGRAM FOR 19.2K BAUD
944
945
946
947
948
949
950
951
952
                                                                                               rD
rD
                                                                        MSI0_20:
                        3E 57
ED 79
3E 06
ED 79
OC
10 F5
                                                                                              LD A,57H
OUT (C),A
LD A,6
OUT (C),A
INC C
                                                                                               DJNZ MS10_20
                                                                         LD C,CTC_1_C0

Bug fix 7/27/88 - Change "LD B,4" to "LD B,2"
954
955
956
957
            0305 OE E0
           0307 06 02
0309 3E 57
0308 ED 79
030B ED 79
030F ED 79
0311 0C
0312 10 F5
958
959
960
961
962
963
964
                                                                                               LD
                                                                        MSI0_30:
                                                                                              LD A,57H
OUT (C),A
LD A,6
OUT (C),A
INC C
                                                                                               DINZ MS10_30
                                                                                                           HL,CTCIT1
         0314 21 48 00
                                                              C
                                                                                                                                                 SET UP INTERRUPT STUFF
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                              MUX ASYNCHRONOUS SIO TEST
                                                                                                                                                                                                                                                               PAGE
                                                                                                                                                                                                                                                                            25
                          0317
0318
031A
031B
                                                                                                                                                                           FOR DEADMAN TIMER ON CTC #1 CHANNEL #2
                                                                                                                                   (ctc_1_co),A
                                                                                                                                                                           THE INTERRUPT VECTOR GOES TO CH #0
                                                                                                                                  C,SIO_O_AC
E,2
HL,ROM_SIO
                                          OE 71
1E 02
21 87 04
                                                                                                                                                                           PROGRAM ALL SIO CHANNELS
              973
974
975
976
977
978
979
                          031D
031F
0321
0324
0326
0328
0329
032A
032B
                                                                                                                     ĽĎ
                                                                                            MSI0_120:
                                          06 07
ED 83
OC
OC
1D
20 F7
                                                                                                                                  B,SIO_SIZ
                                                                                                                                                                           INCREMENT TO NEXT PORT
              980
                                                                                                                                                                           FINISH YET?
                                                                                                                                  NZ,MSI0_120
                                          0E B1
1E 02
21 95 04
                                                                                                                     LD
                                                                                                                                  C,SIO_1_AC
E,2
HL,ROM_SIO+14
                          032D
032F
0331
0334
0336
0338
0339
033A
033B
                                                                                                                                                                           PROGRAM SIO-1 CHANNELS A AND B
              984
985
986
987
988
989
990
991
993
994
                                                                                                                     ΪĎ
                                                                                            MSI0_170:
                                          06 07
ED 83
OC
OC
1D
20 F7
                                                                                                                     LD
OT IR
INC
INC
DEC
JR
                                                                                                                                  B,SIO_SIZ
                                                                                                                                  E
NZ,MSIO_170
           995
996
997
998
999
1000
1001
                                                                                                                    HOOD DETECTION
                                                                                                                    THERE CAN BE A HOOD ON ANY OF THE FOUR CHANNELS. FOR CHANNELS 1-3, A HOOD CAN BE DETECTED BY HAVING CERTAIN INPUT LINES SET. AS CHANNEL 0 IS A HODEM PORT, THE HOOD DETECTION TEST IS DEFFERENT. THE FOLLOWING IS AN EXPLANATION OF HOW HOODS ARE DETECTED ON EACH PORT.
                                                                                                                    CHANNEL 0 (MODEM PORT) - THE DTR LINE WILL BE RESET, THEN A LOOPBACK TEST WILL BE PERFORMED ON MODEM LINES IC & SR. HOOD DETECTION WILL BE ACHIEVED BY WIGGING SIO 40 CHANNEL B DCD LINE USING A PREDEFINED PATTERN. CHECK SIO 400 CHANNEL B RTS LINE TO SEE IF IT WIGGLES IN THE SAME WAY. IF YES, A HOOD IS THERE.

CHANNEL 1 - IF THE CTS LINE ON SIO-O-B IS SET, A HOOD IS CONNECTED.

CHANNEL 2 - IF THE CTS LINE ON SIO-1-A IS SET, A HOOD IS CONNECTED.
           1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
                                                                                                                       CHANNEL 2 - IF THE CTS LINE ON SIO-1-A IS SET, A HOOD IS CONNECTED.

CHANNEL 3 - IF THE CTS LINE ON SIO-1-B IS SET, A HOOD IS CONNECTED.
                                                                                                                     E' WILL CONTAIN A CODE REPRESENTING WHICH CHANNELS HAVE HOODS ATTACHED AND WHICH DON'T. BITS 0-4 IN E' REPRESENT CHANNELS 0-4. A '1' IN ONE OF THESE BIT POSITIONS MEANS THAT A
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                          MUX ASYNCHRONOUS SIO TEST
                                                                                                                                                                                                                                                                                                                                                                                                                                PAGE
                                                                                                                                                                                             HOOD IS ATTACHED TO THE CHANNELS REPRESENTED BY THAT BIT.
                  1019
1020
                                                                                                                                                                                                                   A,10H
($10_0_AC),A
($10_0_BC),A
($10_1_AC),A
($10_1_BC),A
                                                                                                                                                                                                                                                                                      RESET SIO CHANNELS - EXT. STAT. INT.
                 10290
10230
10331
10336
10336
10339
10345
10344
10446
10449
10556
10556
                                                                                                                                                       BEGIN HOOD DETECTION CODE FOR PORT 0 - MODEM PORT
                                                                                                                                                                                                                                                                                    WIGGLING SIGNALS 8 TIMES
SEND PATTERN 0100 1101
RECEIVE PATTERN 00110101
SEND MASK 0000 0010 - MASK RTS BIT
RECEIVE MASK 0000 1000 - MASK DCD BIT
                                           0347 06 08
0349 11 35 4D
                                                                                                                                                                                                                   B,8
DE,04D35H
                                           0340 21 08 02
                                                                                                                                                                                                                    HL ,0208H
                                                                                                                                                                                              LD
                                         034F13344573899
0335543557899
033555899
0336646688
033660
033660
033660
                                                                                                                                                       H00D0:
                                                                                                                                                                                                                   A,15H
($IO_0_BC),A
A,D
H
                                                                                                                                                                                                                                                                                      SET REG. POINTER TO 5
                                                                    3E 15
D3 73
7A A4
D3 73
7B 10
D3 73
DB 73
DB 73
DB 002
CB 002
                                                                                                                                                                                             LOT LOT DO LOT NO LOT N
                                                                                                                                                                                                                                                                                      OUTPUT THE RTS PATTERN
                                                                                                                                                                                                                  H,
(SIO_O_BC),A
A,E
C,A
A,10H
(SIO_O_BC),A
A,(SIO_O_BC)
                                                                                                                                                                                                                                                                                      DETERMINE THE INPUT PATTERN
                                                                                                                                                                                                                                                                                       SAVE THE PATTERN IN REG. C
RESET THE EXTERNAL STATUS
                                                                                                                                                                                                                                                                                      READ THE INPUT PATTERN
                                                                                                                                                                                                            H,
C
NZ,HOOD1
D
E
                                                                                                                                                                                                                                                                                      SIGNAL MATCHES?
NO
MOVE TO NEXT PATTERN
                                                                    10 E5
06 01
C3 71 03
                                                                                                                                                                                              DINZ HOODO
                                                                                                                                                                                                                                                                                      SET BIT 0 IN B REG. - HOOD ON PORT #0
                                                                                                                                                                                              LD B,1
JP H0002
                                                                                                                                    C
                  1058 036F 06 00
                                                                                                                                                      H00D1:
                                                                                                                                                                                             LD B,O
                                                                                                                                                                                                                                                                                     CLEAR B REG. IF NO HOOD ON PORT #0
                                                                                                                                                       ;Reconfigure WR5 on SIO-0 channel B
                  1060
                                                                                                                                                                                             LD A,15H
OUT ($10 0_BC),A
LD A,68H
OUT ($10_0_BC),A
                                         0371 3E 15
0373 D3 73
0375 3E 68
0377 D3 73
                                                                                                                                                      H00D2:
                                                                                                                                                                                                                                                                                     WR3,8BIT TX,TX ENABLE
```

١																						
	ERR	LINE	ADDR	B 1	B2	B3	B4		MUX ASY	'NCHRO	NOUS SIO TEST									PAGE	•	27
		1067 1068							BEGIN H	100D T	ESTS ON PORTS 1	1-3										
		1069 1070 1071 1072 1073	0379 037B 037D 0380	CB CB CB	6F 82	03		С	•	IN BIT JP SET	A, (SIO_O_BC) 5,A Z,H00D3 1,B	SET	BIT	1	IN B	REG	IF	HOOD	ON	PORT	#1	
		1075 1076 1077 1078	0382 0384 0386 0389	DB CB CA CB	6F 8B	03		С	H00D3:	IN BIT JP SET	A, (SIO_1_AC) 5,A Z,H0004 2,B	SET	BIT	2	IN B	REG	IF	HOOD	ON	PORT	#2	
		1080 1081 1082 1083	038B 038D 038F 0392	DB CB CA CB	6F 94	03		С	H00D4:	IN BIT JP SET	A,(SIO_1_BC) 5,A Z,HOOD5 3,B	SET	BIT	3	IN B	REG	IF	HOOD	ON	PORT	#3	
		1085 1086 1087 1088	0394 0395 0396 0397	78 D9 5F D9					H00D5:	EXX FXX EXX	A,B E,A	STO	RE T	HE	HOOD	S-DE	TEC	TED PI	ATTE	RN II	N E	•
		1090 1091 1092 1093 1094							LOOPBAC DRIVERS	IE FIR K ENA E ENAB	ST RUN THROUGH BLED, THE SECON LED.	AD MI	FOLL TH I	OW1	NG L RNAL	OOP LOO	IS PBA	DONE (CK DI	JITH SABI	I INTE	ERNA NO	9L
		1095 1096 1097 1098 1099	0398 039A 039C 039F 03A1	OE CD DD OE	71 58 23	04		C	•	INC LD CALL INC LD	IX C.SIO_O_AC SIO_TEST IX C.SIO_O_BC											
		1100 1101 1102 1103	03A3 03A6 03A8 03AA	DD OE CD	23 B1 58			c c		CALL INC LD CALL	SIO_TEST IX C.SIO_1_AC SIO_TEST											
		1104 1105 1106	03AD 03AF 03B1	DD OE CD	23 B3 58	04		Ç		INC LD CALL	C.SIO_1_BC SIO_TEST											
		1108 1109 1110	0384 0385 0386	D9 78 D9					•	EXX EXX	A,E	RET	RIEV	E F	1000	DETE	CT :	BITS :	IN E	REG		
		1111 1112 1113 1114 1115	03B7 03B8 03B9 03BB	5F B7 20 C3	03 83	04		С	;	LD OR JR JP	E,A A NZ,MSIO_200 SIO_DONE	USI	NG E	AS	S TEM	IP ST	ORA	GE OF	OR	[G. PI	ATTE	ERN
- 1	l								-													

```
PAGE
ERR LINE ADDR B1 B2 B3 B4
                                                                                  MUX ASYNCHRONOUS SIO TEST
         1116
1117
                                                                                     EXTERNAL LOOPBACK THRU TEST HOODS
                       03BE
03BE
03C0
03C2
03C4
         1119
1120
1121
1122
                                                                               MSI0_200:
                                    3E 15
D3 B3
3E 68
D3 B3
                                                                                                    LD
OUT
LD
                                                                                                               A,15H
($IO_1_BC),A
A,01TOTOOOB
($IO_1_BC),A
                                                                                                                                                    TURN OFF BIT FOR INTERNAL LOOPBACK (RTSB)
                                                                                EXTERNAL LOOPBACK FOR PORT #0 (MODEM PORT)
                                                                                Will be looping data through the following line combinations:

1. TX & RX
2. RS & CS
3. TR & DM
4. SR & RR
note: IC & SR are also connected to each other in the test hood.
However, they will not be tested here as they were used to detect the presence of the hood in the first place. They were effectively tested in the hood detection routine.
                                                                                                    INC IX
LD A,E
AND 1
JP Z,PORT2
        1138
1139
1140
1141
                      03C6
03C8
03C9
                                    DD 23
78
E6 01
CA F5 03
                                                                                                                                                   RETRIEVE ORIGINAL HOOD DETECT. PATTERN MASK OFF BIT 0 IS THERE A HOOD ON PORT #0? JUMP IF NO
                                                                      c
                                                                                ;test TX & RX lines
LD C,SIO_OAC
CALL SIO_TEST
                      03CE
                                    OE 71
CD 58 04
                                                                      C
                                                                               ;test RS & CS lines
LD D,SIO_O_AC
LD E,D
LD L,2
LD H,2OH
CALL LOOP_TEST
         1147
1148
1149
1150
1151
1152
                      03D3 16 71
03D5 5A
03D6 2E 02
03D8 26 20
03DA CD 2D 04
                                                                                                                                                   OUTPUT PORT
INPUT PORT
TO INDICATE RTS BIT IN WRS
TO INDICATE CTS BIT IN RRO
                                                                      C
                                                                               ;test TR & DM lines
LD L,80H
LD H,10H
CALL L00P_TEST
         1154
1155
1156
1157
                      03DD
03DF
03E1
                                    2E 80
26 10
CD 2D 04
                                                                                                                                                   TO INDICATE DTR BIT IN WRS
                                                                               ;test SR & RR lines
LD 0,SIO_0_BC
LD L,2
LD H,8
         1159
1160
1161
1162
                      03E4
03E6
03E8
                                    16 73
2E 02
26 08
                                                                                                                                                    TO INDICATE RTS BIT IN WR5 TO INDICATE DCD BIT IN WR0
```

```
MUX ASYNCHRONOUS SIO TEST
                                                                                                                                                    PAGE
                                                                                                                                                              29
ERR LINE ADDR B1 B2 B3 B4
                                                                   CALL LOOP_TEST
      1163 03EA CD 2D 04
      1165
                                                      Reconfigure WR5 in SIO-O channel a
                                                                   LD A,15H
OUT ($10_0_AC),A
LD A,68H
OUT ($10_0_AC),A
                                                                                                  WRS:8 BIT TX, TX ENABLE
      EXTERNAL LOOPBACK FOR PORTS 1-3
                        DD 23
D9 7B
D9 02
CA 02 04
3E 15
ED 79 3E 68
ED 79
CD 58 04
                                                     PORT2:
               INC
EXX
LD
EXX
AND
JP
LD
OUT
LD
OUT
                                                                           IX
                                                                                                   RETRIEVE ORIGINAL PATTERN
                                                                           A,E
                                                                   EXX

AND 2H

JP Z,PORT3

LD C,SIO_O_BC

LD A,15H

OUT (C),A

LD A,68H

OUT (C),A

CALL SIO_TEST
                                                                                                   MASK OFF BIT 1
IS THERE A HOOD ON PORT #1? JUMP IF NO
                                               C
                                                                                                   RESET WRITE REG 5 TO CORRECT BIT PATTERN
                                                      PORT3:
                        DD 23
D9
7B
D9
E6 04
CA 1B 04
0E B1
CD 58 04
                                                                   INC IX
EXX
LD A,E
EXX
AND 4H
JP Z,PORT4
LD C,SIO 1 AC
CALL SIO_TEST
                                                                                                   RETRIEVE ORIGINAL PATTERN
                                                                                                   MASK OFF BIT 2
IS THERE A HOOD ON PORT #2? JUMP IF NO
                                               C
                                               C
                                                     PORT4:
                        DD 23
D9
7B
D9
E6 08
CA A3
OE B3
CD 58
C3 A3
                                                                    INC
EXX
LD
EXX
                                                                          IX
                                                                                                   RETRIEVE ORIGINAL PATTERN
                                                                           A,E
                             08
A3 04
B3
58 04
A3 04
                                                                           8H
Z,SIO_DONE
C,SIO_1_BC
SIO_TEST
SIO_DONE
                                                                    AND
JP
LD
CALL
JP
                                                                                                   MASK OFF BIT 4
IS THERE A HOOD ON PORT #3? JUMP IF NO
                                               C
      1207
1208
1209
1210
1211
                                                               SUBROUTINE NAME: LOOP_TEST
                                                      This subroutine is used in the Hood detect section and the modem external loopback portion of Self Test.
```

MUX ASY	'NCHRO	NOUS SIO TEST		PAGE 3
Upon En	itry:	E register con L register con register 5	ntains the mask to isolate th	input line t in Write
PROCEDU in th line corre The s reset	RE: ie eve in th spond ame p and	A deadman time of that the local that the local then in the local then in the local th	erence to deadman timer. r is first set (approx. 8 mil opback fails. The appropriat set (either RTS or DTR). The is then checked to see if it en followed again with the ou ne looped back input bit is a meated 4 times.	e output is also set. tput bit
the S	IO ch	annel for the o	that the SIO channel for the butput line are the same.	•
******* Updat Sinc	***** e 8/1	eadman timer i:	state - RMO Production Engine s not necessary here, these 1	
• • • • • • • • • • • • • • • • • • •	LD OUT XOR OUT EI	A,087H (CTC_1_C2),A R (CTC_1_C2),A	SET DEADMAN TIMER-PRESC.=25 ENABLE INTERRUPTS	6
;******	***** LD	**************************************	LOOP COUNTER=4	*******
MLOOP1:	LD LD OUT LD OUT	A,15H C,D (C),A A,C	RESET SIO, POINT TO WWS OUTPUT CHANNEL TO C REG. OUTPUT LINE DESIGNATED BY L	REG.
		- · ·		

READ RRO IN THE SIO ISOLATE THE INPUT LINE (CTS OR DCD) LOOP UNTIL THE INPUT LINE IS ALSO SET

INPUT CHANNEL TO C REG. RESET EXT. STATUS

ERR LINE ADDR B1 B2 B3 B4

1233 042D

1247 042D 06 04

1255 0437 1256 0438 1257 0438 1258 043C 1259 043E 1260 043F

3E 15 4A ED 79 7D ED 79

4B 3E 10 ED 79 ED 78 A4 CA BO 04

C

								7
ERR	LINE	ADDR	B1 B2	B3 B4		MUX ASYNCHRO	NOUS SIO TEST	PAGE 31
	1262 1263 1264 1265 1266 1267 1268		3E 15 4A ED 79 AF ED 79 3E 10 4B			LD OUT XOR OUT LD	A,15H C,D (C),A (C),A A,10H C,E	CLEARING THE OUTPUT LINE THIS TIME OUTPUT CHANNEL TO C REG. RESET EXT. STATUS INTERRUPTS INPUT CHANNEL TO C REG.
	1269	044D	ED 79			ōūτ	(Ċ),A	
	1271 1272 1273 1274 1275 1276 1277	0451 0452 0455	ED 78 A4 C2 B0 10 D8	04	Ċ	DJNZ ;******* Del ; DI	NZ,ST_ERR ML00P1 eted with deadm	REPEAT ROUTINE UNTIL B REG. =0 nan timer set up - 8/10/88
	1278	0457	C9			RET		
	1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293					SUBROUTINE N PURPOSE: TO RX LINE U CORRECT O MATCH THE SUBROUTIN RET. A DEAC NOTHING I RELEVANT REC	MME: SIO_TEST SEND OUT 8 PAT INTIL EACH PATTE PERATION OF THE RECEIVED PATTE THE TO ST_ERR. IT MAN TIMER WILL S RECEIVED, THE ISTER USAGE UPO ONTAINS THE ADD	TERNS ON THE TX LINE FOR THE PORT, POLL THE RN IS RECEIVED, THEN MATCH THE TWO TO PORT. IF A TRANSMITTED PATTERN DOES NOT RN, A JUMP WILL BE MADE OUT OF THE HIS WILL BE ABNORMAL TERMINATION, NOT A BE SET BEFORE THE TEST BEGINS SO THAT IF THER WILL INDICATE ERROR. NO ENTRY: PERSS OF THE PORT TO BE TESTED
	1295 1296	0458 0458	16 AA			SIO_TEST:	D,ORRH	SET START TEST PATTERN
	1298	045A	06 08			LD	B,8	NEED TO LOOP 8 TIMES PER PORT
	1300 1301 1302 1303 1304	045C 045E 0460 0461 0463	3E B7 D3 E2 AF D3 E2 FB			LD OUT XOR OUT EI	A,087H (CTC_1_C2),A (CTC_1_C2),A	SET DEADMAN TIMER
	1306					;		

LD OUT IN AND JP

C,E R,10H (C),A A,(C) H Z,ST_ERR

```
PAGE
ERR LINE ADDR B1 B2 B3 B4
                                                                                                     MUX ASYNCHRONOUS SIO TEST
                                                                                                                                                                                                                                                                                                   32
                                                                                                                            POLL TX BUFFER EMPTY STATUS IN SIO READ REGISTER O UNTIL THE TX BUFFER BECOMES AVAILABLE. THEN OUTPUT A CHARACTER. ALSO VERIFY THAT SIO RX CHAR AVAILABLE STATUS IS NOT SET.

NEED TO MAKE SURE THAT DRIVER ENABLES ARE OFF AND INTERNAL LOOPBACK MUX IS SET TO LOOPBACK.
           0464
0464
0466
0468
046R
046C
046F
0470
0472
                                                                                                   MS10_300:
                                                                                                                                                                                     READ SIO READ REGISTER O
TX BUFFER EMPTY?
NO
RX CHARA AVAIL SET?
YES
DECREMENT TO DATA CHANNEL
SEND A CHARACTER
GO BACK TO CONTROL CHANNEL
                                                                                                                            IN A,(C)
BIT 2,A
JR Z,MSIO_300
BIT 0,A
JP NZ,ST_ERR
DEC C
OUT (C),D
INC C
                                            ED 78
CB 57
28 FA
CCB 47
C2 B0 04
OD 51
OC
                                                                                      С
                                                                                                                            POLL SIO READ REGISTER O UNTIL RX CHAR AVAILABLE STATUS. INPUT THE CHARACTER AND COMPARE TO TRANSMITTED CHARACTER.
                                                                                                                                         A,(C)
0,A
Z,MSI0_400
C,(C)
C
                            0473
0473
0475
0477
0477
047C
047C
047D
0481
0482
0483
                                                                                                   MSI0_400:
                                                                                                                                                                                      READ SIO READ REGISTER 0
RX CHAR AVAILABLE?
NO, GO POLL AGAIN
DECREMENT TO THE DATA CHANNEL
READ THE DATA BYTE
GO BACK TO CONTROL CHANNEL
IS IT THE SAME AS THE TRANSMITTED CHAR
NO
CHANGE THE TEST PATTERN
                                             ED 78
47
28 FA
0D 78
0C BA
BO
257
10 DF
13
C9
                                                                                                                            JR Z, MSIO_40
DEC C
IN A, (C)
INC C
CP D
JP NZ,ST_ERR
CPL D, A
DJNZ MSIO_300
DI
RET
                                                      BO 04
                                                                                                                                           NZ,ST_ERR
                                                                                                                                                                                      GO TRANSMIT ANOTHER CHARACTER
           1343
1344
1345
1346
1347
1348
1350
1351
1352
1353
1354
1355
1356
1357
                                                                                                        . . . SIO CONTROL WORDS
                                                                                                   ROM_SIO:
                             0487
                                                                                                                            PORT #0 -- SIO #0 CH A
                                                                                                                            DEFB 18H
DEFB 14H
DEFB 44H
DEFB 13H
DEFB 0C1H
DEFB 0T101000B
EQU $-ROM_SIO
                            0487
0488
0489
0488
048B
048C
048D
0007
                                                                                                                                                                                      WR4, X16, 1 STOP, NO PARITY
                                                                                                                                                                                      WR3, 8BIT RX, RX ENABLE
                                                                                                                                                                                      WRS, SBIT TX, TX ENABLE
                                                                                                   SIO_SIZ EQU
```

```
PAGE
                                                                                                                                                                                                    33
ERR LINE ADDR B1 B2 B3 B4
                                                                    MUX ASYNCHRONOUS SIO TEST
       PORT #1 -- SIO #0 CH B
                                                                                   DEFB 18H
DEFB 14H
DEFB 44H
DEFB 13H
DEFB 0C1H
DEFB 15H
DEFB 01101000B
                   048E
048F
0490
0491
0492
0493
0494
                              18
14
44
13
C1
15
68
                                                                                    PORT #2 -- SIO #1 CH A
                                                                                   DEFB 18H
DEFB 14H
DEFB 44H
DEFB 13H
DEFB 0C1H
DEFB 15H
                   0495
0496
0497
0498
0499
                                                                                    DEFB 68H
                                                                                    PORT #3 -- SIO #1 CH B
                                                                                   DEFB 18H
DEFB 14H
DEFB 44H
DEFB 13H
DEFB 0C1H
DEFB 15H
DEFB 6AH
                   049C
049D
049E
049F
04AO
04A1
04A2
                                                                                                                            SET RTSB LINE - INTERNAL LOOPBACK MODE
                                                                                                                              FINISHED SIG TEST
        1390
                                                                  SIO_DONE:
        1392
1393
```

1396 1397 1398 1399 1400 1401	04A3						SLF_PASS VALUE AND E	UPON E WILL AN INT	ENTR BE F ERRUF (CARD	Y HERE, PLACED IN T WILL E	SELF-TES N THE ST BE SENT S IZATION	ST WAS COND F TO THE ROUTIN	EXECUTEGISTE HOST.	TED AN ER TO SELF	D PAS INDIC TEST	SED. A ATE SUC WILL T	CESS HEN
1402 1403 1404 1405	04A3 04A6 04A8 04AB	21 36 21 36	00 E0	00 C0		E	,	LD LD LD	(HL)	T_COND ,PASS NT_COND ,INT_COD	DE	GET VE	RIABLE DRESS	TNDI OF IN	CATIN IT_CON	ISTER T G PASSE D REGIS LF TEST	D TEST
1407	04AD	C3	BF	04		С		JP S	T_DON	Æ							
1409 1410	0480						ST_ERR:	Self	-test	failed.					•		
1412 1413	04B0 04B4	21	00	00 C0	00	E		LD LD	HL.I	COND),IX		SAVE	ERROR	NUMBE	R		
1414	0487	36	10					LD		,INT_COD					_	ERRUPT	
1416 1417 1418 1419 1420							If characters we contain the so	the er in mus don't v refore that i	ror w t be want the t is	vas the oreleased to return address the address	deadman in the second to the second the seco	timer teturn te point is bei PC get	iming from in the ing put	out, nterru interr shed b er the	the d pt. upt w efore RETI	aisy However as call the RE execut	ed TI
1422 1423 1424	04B9 04BC 04BD	O1 C5 ED		00		E		LD PUSH RETI		NIT							
1426 1427	04BF 04C0	00					ST_DONE	: NOP END				;		>			

ASSEMBLER ERRORS = 0

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                       Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                                                             PAGE
                                                                                                        SOURCE: &MX4INIT POTEET
               12345678901123415567890112344566446666
                                                                                                      * (C) COPYRIGHT HEWLETT-PACKARD COMPANY 1983. ALL RIGHTS

* (C) COPYRIGHT HEWLETT-PACKARD COMPANY 1983. ALL RIGHTS

* RESERVED. NO PART OF THIS PROGRAM MAY BE PHOTOCOPIED,

* REPRODUCED OR TRANSLATED TO ANOTHER PROGRAM LANGUAGE WITHOUT

* THE PRIOR WRITTEN CONSENT OF HEWLETT-PACKARD COMPANY.
                                                                                                             4 CHANNEL DIO MUX (FORDYCE) - INITIALIZATION CODE & MAIN IDLE LOOP
                                                                                                                                 LIST B
NAME INIT
COPY &MX4EQUS
LIST S
                                                                                                                                         PUBLIC INIT, BD_TAB
                                                                                                                                       EXTRN TX 1, EX 1, REC 1, RX ERR1, TX 0, EX 0, REC 0, RX ERR0 EXTRN TX 3, EX 3, REC 3, RX ERR3, TX 2, EX 2, REC 2, RX ERR2 EXTRN THR 18 18 18 19 0, BITS 1, BITS 2, BITS 3 EXTRN THR 18 18 19 10, THEAD 2, THEAD 3, THAIL 0 EXTRN THAIL 1, THAIL 7, THAIL 3, CONFG 0, CONFG 1, CONFG 2 EXTRN CONFG 3, BD 0, BD 1, BD 2, BD 3 EXTRN WA3 0, WK4 0, WKS 0, WK3 1, WK4 1, WKS 1, WK3 2, WK4 2, WKS 2 EXTRN WK3 3, WK4 3, WK5 3, THRFLG, MDH1_SUB, MDH3_SUB
              468
469
470
471
472
473
474
475
476
477
478
                                                                                                                  INIT IS CALLED EITHER BY SELF TEST (TWICE - ONCE DURING THE NMI TEST AND ONCE WHEN SELF TEST HAS COMPLETED) OR DURING A SOFT RESET OF THE CARD
                                                                                                       THE INTERRUPT VECTORS ARE PLACED HERE BECAUSE THEY WILL BE PUT IN HIGH ROM AND NEED TO BE ASEG'ED. THE ACTUAL INITIALIZATION CODE BEGINS AFTER THESE VECTOR PLACEMENTS.

ASEG ORG VEC THIS IS 48 LOCATIONS BEFORE THE END OF ROM
                                                                                                      ORG VEC THIS IS 48 LOCATIONS BEFORE THE END OF ROM (LAST LOCATION - FFF - IS THE CRC CODE)
                                                                                                                                 222222
222222
2222222
                             1FC0
1FC2
1FC4
1FC6
1FC8
1FCA
1FCC
                                               00 00
00 00
00 00
00 00
00 00
00 00
                                                                                                                                                      TX_1
EX_1
REC_1
RX_ERR1
TX_0
EX_0
REC_0
RX_ERRO
              481
482
483
484
485
486
487
488
```

ERR LINE	ADDR	B1 B2 B3 B4		Z80 ASSEMBLER VER 3.0MR	PAGE	2
490				; VECTOR LOCATIONS FOR SIO #1 CHANNEL A & B		
492 493 494 495 496 497 498 499	1FD0 1FD2 1FD4 1FD6 1FD8 1FDC 1FDC	00 00 00 00 00 00 00 00 00 00 00 00 00 00	шшшшшшш	DEFW TX_3 DEFW EX_3 DEFW REC_3 DEFW RX_ERR3 DEFW TX_2 DEFW EX_2 DEFW REC_2 DEFW RC_2 DEFW RX_ERR2		
501 502 503 504 505 506	1FE0 1FE0 1FE2 1FE4 1FE6 1FE8	00 00 00 00 00 00 00 00	EEEE	CTCO_VEC: DEFW CTC_ERRO DEFW CTC_ERRO DEFW HSTINT DEFW CTC_ERRO OEFS 8		
508 509 510 511 512	1FF0 1FF0 1FF2 1FF4 1FF6	00 00 00 00 00 00 00 00	EEEE	CTC1_VEC: DEFW CTC_ERRO DEFW CTC_ERRO DEFW TMRTISR DEFW CTC_ERRO		
514				BEGINNING FORMAL INITIALIZATION CODE		
516				CSEG		
518 519 520 521 522 523 524 525 526 527	0000 0000 0001 0002 0005 0008 0000 000F 0012	F3 AF 32 00 80 3A 02 C0 FE 34 C2 13 00 3E 43 32 02 C0	С	INIT: DI XOR A LD (RESET),A LD A,(TEST) CP SVAL JP NZ,INIT1 LD A,EVAL LD (TEST),A RET RETURN FROM SUBROUTINE CALL	TEST	i T ?
529 530 531 532 533	0013 0013	ED SE		SET INTERRUPT MODE AND INITIALIZE STACK POINTER INIT1: IM 2 RESET CLEARED INTERRUPT MO	DE	

```
ERR LINE
                         ADDR 81 82 83 84
                                                                                                                                               Z80 ASSEMBLER VER 3.0MR
              534
535
536
537
                             0015
                                           31 00 C8
                                                                                                                            LD SP,STK_ADDR
                                                                                                                                                                                                   SET INITIAL STACK ADDRESS IN SP
                                                                                                          RESET ALL SIO CHANNELS
                            0018
001A
001C
001E
001E
0020
0021
              539
540
541
542
543
544
545
                                                                                                                                             B,2
C,SIO_O_AC
A,18H
                                                                                                                              FD
                                                                                                  INIT2:
                                             ED 79
OC
OC
10 FA
                                                                                                                              OUT (C),A
INC C
INC C
DJNZ INIT2
              548
549
550
551
552
553
554
                            0024
0026
0028
0028
002A
002B
002C
                                             06 02
0E B1
                                                                                                                              LD
                                                                                                                                            B,2
C,SIO_1_AC
                                                                                                 INIT3:
                                             ED 79
0C
0C
10 FA
                                                                                                                              OUT (C),A
INC C
INC C
DJNZ INIT3
              5567
5578
5589
5681
5683
5683
5687
5689
571
                                                                                                        SET UP CTC'S - CTC 0 CHANNEL 0 = BAUD RATE GENERATOR FOR PORT 0
CHANNEL 1 = BAUD RATE GENERATOR FOR PORT 1
CHANNEL 2 & 3 UNUSED

CTC 1 CHANNEL 0 = BAUD RATE GENERATOR FOR PORT 2
CHANNEL 1 = BAUD RATE GENERATOR FOR PORT 3
CHANNEL 2 = TIME OUT TIMER (SET LATER)
CHANNEL 3 UNUSED
ALL BAUD RATE GENERATORS SET TO DEFAULT BAUD OF 9600
                                                                                                                                           A,01000111B
(CTC_0_C0),A
(CTC_0_C1),A
(CTC_1_C0),A
(CTC_1_C1),A
                            002E
0030
0032
0034
0036
                                             3E 47
D3 D0
D3 D1
D3 E0
D3 E1
                                                                                                                                                                                           LOAD CHANNEL CONTROL WORD TO BAUD RATE GENERATOR CHANNELS
                                                                                                                              OUT
OUT
                                                                                                                              OUT
                            0038
003A
003C
003E
0040
                                             3E OC
D3 D0
D3 D1
D3 E0
D3 E1
                                                                                                                              LD
OUT
OUT
              573
574
575
576
577
578
579
580
581
582
583
                                                                                                                                                                                           TIME CONSTANT VALUE FOR 9600 BD
                                                                                                      CONFIGURE INTERRUPT VECTOR ADDRESSES IN THE SIO'S
(CTC *1 CHANNEL 2 WILL BE SET UP AT THE END OF THE CODE
WHEN THE TIME-OUT TIMER IS INITIALIZED)
THE I REGISTER WILL ALSO BE SET IN THE FOLLOWING CODE
```

```
ERR LINE
                 ADDR B1 B2 B3 B4
                                                                                                Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                      PACE
                              01 CO 1F
78
ED 47
                                                                                              BC,VEC
A,B
I,A
         584
585
586
                                                                                     FD
FD
FD
                                                                                                                                RETRIEVE THE BEG. VECTOR ADDRESS
                   0046
                                                                                                                                HIGH VECTOR ADDRESS TO I REGISTER
                  0048
0048
0040
0040
                              3E 12
D3 73
79
D3 73
         588
589
590
591
                                                                                              A,12H
(SIO_O_BC),A
                                                                                     LD
OUT
                                                                                                                                PROGRAM WR #2 IN SIO #0
                                                                                               (SĬO_O_BC),A
                   004F
0051
0053
0054
0056
                              3E 12
D3 B3
79
C6 10
D3 B3
                                                                                     LD
OUT
LD
ADD
OUT
                                                                                              A,12H
(SIO_1_BC),A
A,C
A,10H
(SIO_1_BC),A
         593
594
595
596
597
                                                                                                                                PROGRAM WR #2 IN SIO #1
                                                                                                                                VECTOR ADDRESS TO A REG
GET TO NEXT SET OF VECTOR ADDRESSES
         599
600
601
602
603
604
605
606
607
608
610
611
612
                                                                  PROGRAM ALL SIO CHANNELS (WR 2 IN CHANNEL B OF BOTH SIO'S IS PREVIOUSLY SET)
                  0058
005A
005C
005F
005F
0061
0063
0064
                             0E 71
1E 02
21 7B 00
                                                                                              C,SI0_0_AC
E,2
HL,SI0_TAB
                                                                                                                                PROGRAM ALL SIO CHANNELS
                                                                                     LD
                                                                 INIT4:
                             06 08
ED B3
0C
0C
1D
20 F7
                                                                                     LD
OTIR
INC
INC
DEC
JR
                                                                                              B,TAB_SIZ
                                                                                              C
C
E
NZ, INIT4
                                                                                                                                INCREMENT TO NEXT PORT
                                                                                                                               FINISH YET?
                                                                                     FD
FD
FD
                              0E B1
1E 02
21 8B 00
                                                                                              C,SI0_1_AC
         615
616
617
618
619
622
623
624
626
627
628
632
632
632
                  0068
006C
006F
006F
0071
0073
0074
0075
0076
                                                                                                                                PROGRAM SIO 1 CHANNELS A AND B
                                                                                              HL,SIO_TAB+16
                                                                                                                                INCR. PAST CHAN.0&1 DATA IN SIO_TAB
                                                                 INIT5:
                             06 08
ED B3
OC
OC
1D
20 F7
C3 BD 00
                                                                                     LD
OTIR
INC
INC
DEC
JR
JP
                                                                                              B,TAB_SIZ
                                                                                              C
C
E
NZ, INITS
JMP
                                                                             PUT IN THE ACTUAL SIO BYTES AND THE INTERRUPT VECTOR ADDRESSES GOT THE PRECEEDING STUFF FROM SELF TEST P.22. DON'T FORGET TO SET THE CTC CHANNEL 2 TIMER AT THE END OF THIS AND TO CLEAR OUT
                                                                       SIO CONTROL WORDS
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                                                Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                                                                                                             PAGE
                                                                                                                         ; . . . PORT #0 - SIO #0 CHANNEL A
                 007B
007B
007C
007D
007E
007F
0080
0081
0082
0008
                                                                                                                        SIO_TAB:
                                                                                                                                                                                                                                        POINTER TO WR#4
X16 CLOCK, 1 STOP BIT
POINTER TO WR#3
RX ENBBLE, 8 BITS PER CHARACTER
POINTER TO WR#5
TX ENBBLE, 8 BITS PER CHARACTER
POINTER TO WR#1
EXT INT EN,TX INT EN, INT ON RX CHAR
                                                                                                                                                          DEFB 14H
DEFB 44H
DEFB 13H
DEFB 0C1H
DEFB 15H
DEFB 68H
DEFB 11H
DEFB 13H
EQU $-SIO_TAB
                                                        14
44
13
C1
15
68
11
13
                                                                                                                         TAB_SIZ
                                                                                                                         . . . PORT #1 - SIO #0 CHANNEL B
                                                                                                                                                                                                                                        POINTER TO WR#4
X16 CLOCK, 1 STOP BIT
POINTER TO WR#3
RX ENABLE, 8 BITS PER CHARACTER
POINTER TO WR#5
TX ENABLE, 8 BITS PER CHARACTER
POINTER TO WR#1
TX & EXT INT EN, VECTOR, INT ON RX
                                                                                                                                                          DEFB 14H
DEFB 44H
DEFB 13H
DEFB 0C1H
DEFB 15H
DEFB 68H
DEFB 11H
DEFB 17H
                                   0083
0084
0085
0086
0087
0088
0089
                                                       14
44
13
C1
15
68
11
                                                                                                                                  . .PORT #2 - SIO #1 CHANNEL A
                                                                                                                                                          DEFB 14H
DEFB 44H
DEFB 13H
DEFB 0C1H
DEFB 15H
DEFB 68H
DEFB 11H
DEFB 13H
                                                                                                                                                                                                                                        POINTER TO WR#4
X16 CLOCK 1 STOP BIT
POINTER TO WR#3
RX ENABLE, 8 BITS PER CHARACTER
POINTER TO WR#5
TX ENABLE, 8 BITS PER CHARACTER
POINTER TO WR#1
EXT & TX INT EN,INT ON RX CHAR
                                  0088
008C
008D
008E
008F
0090
0091
0092
                                                       14
44
13
C1
15
68
11
13
                                                                                                                                 . . PORT #3 - SIO #1 CHANNEL B
                                                                                                                                                          DEFB 14H
DEFB 44H
DEFB 13H
DEFB 0C1H
DEFB 15H
DEFB 68H
DEFB 11H
DEFB 17H
                                                                                                                                                                                                                                        POINTER TO WR#4
X16 CLOCK, 1 STOP BIT
POINTER TO WR#3
RX ENABLE, 8 BITS PER CHARACTER
POINTER TO WR#5
TX ENABLE, 8 BITS PER CHARACTER
POINTER TO WR#1
EXT & TX INT EN, VECTOR, INT ON RX
                                  0093
0094
0095
0096
0097
0098
                                                       14
44
13
C1
15
68
11
                                                                                                                        BAUD RATE TABLE - THIS TABLE CONTAINS THE PRESCALE VALUE AND THE CHANNEL CONTROL WORD FOR EACH OF THE 17 BAUD RATES SUPPORTED BY THIS CARD. THE FIRST ENTRY FOR EACH BAUD RATE IS THE CONTROL WORD AND THE SECOND THE TIME CONSTANT VALUE.
                 679
680
681
682
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                  Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                      PAGE
                                                                                                                                                                                                                                       6
                                                                             BD_TAB:
                      009B
                                                                                                   685
                      BAUD RATE = 50
                                                                                                                                                                             = 75
           688
689
690
691
692
693
694
                                                                                                                                                                             =110
                                                                                                                                                                             =134.5
                                                                                                                                                                             =150
                                                                                                                                                                             =300
           696
697
698
                                                                                                                                                                             =600
                                                                                                                                                                             =900
           699
700
701
702
703
706
707
708
709
711
712
713
714
715
717
718
                                                                                                                                                                             =1200
                                                                                                                                                                             =1800
                                                                                                                                                                             =2400
                                                                                                                                                                             =3600
                                                                                                                                                                             =4800
                                                                                                                                                                             =7200
                                                                                                                                                                             =9600
                                                                                                                                                                             =19.2K
                                                                                                                                                                             =38.4K
           720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
                                                                                 INITIALIZE RAM TO 0'S - REASON: BECAUSE SO MANY OF THE VARIABLES PLUS THE BIT MAP NEED TO BE = TO ZERO. EXCEPTION: THE ST_COND REGISTER IS NOT CLEARED BECAUSE IT CONTAINS THE VALUE OF THE RESULT OF SELF TEST
                                   3E 00 21 02 C0 77 01 20 07 11 03 C0 ED 80 21 24 C7 77 01 DB 00 11 25 C7 ED 80
                                                                                                              A,O
HL,RAM_BEG
(HL),A
BC,ST COND-RAM_BEG-1
DE,RAM_BEG+1
                      008D
0008F
0002
0003
0006
0008
000E
000F
00D5
                                                                             det.
                                                                                                    Clear beginning location in RAM Stop at ST_COND register
                                                                                                              HL,ST_COND+1
(HL),A
BC,OC7FFH-ST_COND-1
DE,ST_COND+2
                                                                                                                                                                   Clear location 1 past ST_COND Stop at end of RAM
```

```
ERR LINE
                 ADDR B1 B2 B3 B4
                                                                                                Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                    PAGE
                                                                  ; INITIALIZE BITS MASKS (PARITY MASK) TO FF FOR EIGHT BITS PER CHARACTER
          738
                  00D7 3E FF
00D9 32 00 00
00DC 32 00 00
00DF 32 00 00
00E2 32 00 00
                                                                  ; INITIALIZE THE SIO WRITE REGISTER VARIABLES - MATCH ACTUAL WR VALUES
          746
                              3E C1
32 00 00
32 00 00
32 00 00
32 00 00
32 00 00
32 00 00
32 00 00
32 00 00
32 00 00
32 00 00
32 00 00
32 00 00
32 00 00
                  00E5
00E7
00ED
00ED
00F5
00F8
00FB
0101
0103
0109
010C
                                                         EEEE
                                                         EEEE
                                                                  ; INITIALIZE CONFIGURATION AND BAUD RATE REGISTERS (NO PARITY, 1 STOP BIT; 8 BITS PER CHAR., 9600 BAUD
         764
765
                                                                                             A BEG CONF
(CONFG 0),A
(CONFG 1),A
(CONFG 2),A
(CONFG 3),A
                  010F
0111
0114
0117
011A
                              3E 30
32 00 00
32 00 00
32 00 00
32 00 00
                                                                                    10
10
10
10
         767
768
769
770
771
                                                                                                                              INIT DATA FOR CONFIG. REG.
                  011D
011F
0122
0125
0128
                              3E OF
32 00 00
32 00 00
32 00 00
32 00 00
                                                                                    T0000
                                                                                                                               INIT DATA FOR BAUD REGISTER
         779
780
781
                                                                  CHECK THE MODEM LINES AND SET MODEM TO REFLECT CURRENT STATUS
```

ERR	LINE	ADDR	B 1	B 2	ВЗ	B4		Z80 ASSEMBLER	VER 3.0MR	PAGE 8
	783 784 785 786 787	0128 012D 012F 0132 0134	CD OE	40	00	ε	LD IN CAL LD IN	C,SIO_O_AC B,(C) L HDM3_SUB C,SIO_O_BC B,(C)	RETRIEVE CONTENTS OF READ CHECK STATUS OF CTS,RR,DM	
	788	0136			00	Ε		L MOMI_SUB	CHECK STATUS OF IC LINE	
	790 791						RELEASE SEMA	PHORE REGISTER -	LEAVE BIT 7=0	
	792 793 794	0139 013B	3E 32	80 02	80		; LD LD	A,80H (SEM_REG),A	WRITING A PATTERN TO SEM-R	EG
	796 797						INITIALIZE C	TC INTERRUPT VECT	OR AND SET TIMER FLAG TO ZER	0
	798 799 800 801 802	013E 0140 0142 0144	3E D3	F0 E0 23 E2			; OUT LD OUT OUT	A.00T00011B (CTC_1_C2),A	RETRIEVE VECTOR ADDRESS FOI INTERRUPT VECTOR TO CH. #0 DISABLE TIMER INTERRUPTS	
	803 804	0146 0147	AF 32		00	E	XOR LD	A (TMRFLG),A	INDICATES THAT THE TIMER I	S OFF
	806 807 808						INITIALIZE C IS PROGRAM	TC-0 CH 2 FOR HOS MED FOR: INTERRUP	T INTERRUPTS - THE CHANNEL C T, COUNTER OPER., NEG. EDGE	ONTROL WORD
	809 810 811 812 813	014A 014C 014E 0150	3E D3	E0 D0 C7 D2			; OUT LD OUT	A,110001118	RETRIEVE VECTOR ADDRESS FO INTERRUPT VECTOR TO CH. #0 PROGRAM CHANNEL CONTROL WO	
	814 815	0152 0154	3E	01 D2			LD OUT	A.1	TIME CONSTANT VALUE	
	817	0156	FB				EI		REINABLE INTERRUPTS	
	819 820 821						WAITING FOR	AN INTERRUPT. TH	P THAT THE CARD OPERATES IN IS LOOP ONLY CYCLES FROM ADD E RAM AVAILABLE ON THIS CARD	RESSES
	823 824 825 826	0157 015A 015B 015C	7E 23		СО				his routine facilitates 1611	debugging

ERR LINE ADDR B1 B2 B3 B4

Z80 ASSEMBLER VER 3.0MR

PAGE

827 015E BC 828 015F 20 F9 829 0161 C3 57 01 CP H JR NZ,MAIN2 JP MAIN Has it reached C800H yet? No. Continue cycling Yes, Reload the starting RAM address

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                        Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                                                             PAGE
                                                                                                        :SOURCE: &MX_VAR
:PROGRAMMER: LIZ POTEET
                 23456789012345678901234567890
                                                                                                             4 CHANNEL DIO MUX (FORDYCE) - VARIABLES (DSEG)
                                                                                                       * (C) COPYRIGHT HEWLETT-PACKARD COMPANY 1983. ALL RIGHTS
* RESERVED NO PART OF THIS PROGRAM HAY BE PHOTOCOPIED,
* REPRODUCED OR TRANSLATED TO ANOTHER PROGRAM LANGUAGE WITHOUT
* THE PRIOR WRITTEN CONSENT OF HEWLETT-PACKARD COMPANY.

LIST B
                                                                                                                                     LIST B
NAME MX_VAR
                                                                                                                                    PUBLIC TEST, TONO, TON1, TON2, TON3
PUBLIC RBRK 0, RBRK 1, RBRK 2, RBRK 3, TMPTAB
PUBLIC WR3 0, WR3 1, WR3 2, WR3 3, WR4 0, WR4 1, WR4 2, WR4 3
PUBLIC WR5-0, WR5-1, WR5-2, WR5-3, TMRFL6
PUBLIC BIT-MAP, RHEAD 0, RHEAD 1, RHEAD 2, RHEAD 3, RTAIL 0
PUBLIC RTATL 1, RTAIL 2, RTAIL 3, THAED 0, THEAD 1, THEAD 2
PUBLIC THEAD 3, TTAIL 0, TTAIL 1, TTAIL 2, TTAIL 3, STAT 0
PUBLIC STAT 1, STAT 2, STAT 3, CONFG 0, CONFG 1, CONFG 2
PUBLIC CONFG 3, BD 0, BD 1, BD 2, BD 3, MODM IN, MODM_OUT
PUBLIC MODM_MASK, CHND_TAB, ICR_TAB, ST_COND
PUBLIC BITS_0, BITS_1, BITS_2, BITS_3
                                                                                                                                      DSEG
                                                                                                        CARD VARIABLES - OCCUPY RAM ADDRESSES CO02 - C1FF
                                                                                                       TEST
TONO
TON1
TON2
TON3
                                                                                                                                     DEFS 1
DEFS 1
DEFS 1
DEFS 1
DEFS 1
                                                                                                                                                                                              General purpose - Used in Self Test
TX ISR: 1=Transmitter on; 0=transm. off
Port 1
Port 2
Port 3
                 32
33
34
35
36
                             0000
0001
0002
0003
0004
                             0005
0006
0007
0008
                                                                                                       STAT_0
STAT_1
STAT_2
STAT_3
                                                                                                                                     DEFS 1
DEFS 1
DEFS 1
DEFS 1
                                                                                                                                                                                              RX ISR's - bit pattern for status register
Port 1
Port 2
Port 3
                 38
39
40
41
                                                                                                                                                                                              EXT/STAT ISR's - End of break flag - Pt 0 (1=START OF BREAK DETECTED) - Pt 1 Pt 2 - Pt 3 - Pt 3
                             0009
000A
000B
000C
                                                                                                       RBRK_0
RBRK_1
RBRK_2
RBRK_3
                                                                                                                                     DEFS 1
DEFS 1
DEFS 1
DEFS 1
                 43
44
45
46
                                                                                                       WR3_0
WR4_0
WR5_0
                             000D
000E
000F
                                                                                                                                     DEFS 1
DEFS 1
DEFS 1
                                                                                                                                                                                               SIO WRITE REGISTER VALUES
```

١	ERR LINE	ADDR	B1 B2 B3 B4		Z80 ASSEMB	LER VER 3.0MR	PAGE 2	
	52 53 54	0010 0011 0012		WR3_1 WR4_1 WR5_1	DEFS 1 DEFS 1 DEFS 1	•		
	56 57 58	0013 0014 0015		WR3_2 WR4_2 WR5_2	DEFS 1 DEFS 1 DEFS 1	:		
	60 61 62	0016 0017 0018		WR3_3 WR4_3 WR5_3	DEFS 1 DEFS 1 DEFS 1	:		
I	64	0019	•	THRFLG	DEFS 1	Flag which indicate	s if timer is off or on	
1	66	001A		THPTAB	DEFS 4	Temporary Table for	CMND_TAB data	
	68 69 70 71	001E 001F 0020 0021		BITS_0 BITS_1 BITS_2 BITS_3	DEFS 1 DEFS 1 DEFS 1 DEFS 1	Masks off parity bi	its on RX chars - port 0 its on RX chars - port 1 its on RX chars - port 2 its on RX chars - port 3	
I	73			;SHARED	VARIABLES - OCCUPY	RAM ADDRESSES C700 -	C76FH	
	75 76				ASEG ORG OC600H			
I	78	C600		BIT_MAP	DEFS 256	•		
	80 81 82 83	C700 C701 C702 C703		RHEAD_0 RHEAD_1 RHEAD_2 RHEAD_3	DEFS 1 DEFS 1 DEFS 1 DEFS 1			
	85 86 87 88	C704 C705 C706 C707		RTAIL 0 RTAIL 1 RTAIL 2 RTAIL 3	DEFS 1 DEFS 1 DEFS 1 DEFS 1			
	90 91 92	C708 C709 C70A		THEAD_0 THEAD_1 THEAD_2	DEFS 1 DEFS 1 DEFS 1			

ERR LINE	ADDR I	B1 B2 B3 B4		280	ASSEMBLER	VER	3.0MR	PAGE	3
93	C70B		THEAD_3	DEFS 1					
95 96 97 98	C70C C70D C70E C70F		TTAIL_0 TTAIL_1 TTAIL_2 TTAIL_3	DEFS 1 DEFS 1 DEFS 1 DEFS 1					
100 101	C710 C711		CONFG_O BD_0	DEFS 1 DEFS 1					
103 104	C712 C713		CONFG_1 BD_1	DEFS 1 DEFS 1					
106 107	C714 C715		CONFG_2 BD_2	DEFS 1 DEFS 1					
109 110	C716 C717		CONFG_3 BD_3	DEFS 1 DEFS 1					
112 113 114 115 116 117	C718 C719 C71A C71B C71F C723		MODM_IN MODM_OUT MODH_MASK CMND_TAB ICR_TAB ST_COND	DEFS 1 DEFS 1 DEFS 4 DEFS 4 DEFS 1					
119	C724			END					

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                              Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                PAGE
                                                                              SOURCE: &MX4RX
                                                                             PROGRAMMER: LIZ POTEET
                                                                                 4 CHANNEL DIO MUX (FORDYCE) - RECEIVE ISR'S FOR PORTS 0 THRU 3
             567
89
10
                                                                            * (C) COPYRIGHT HEWLETT-PACKARD COMPANY 1983. ALL RIGHTS
* RESERVED. NO PART OF THIS PROGRAM MAY BE PHOTOCOPIED,
* REPRODUCED OR TRANSLATED TO ANOTHER PROGRAM LANGUAGE WITHOUT
* THE PRIOR WRITTEN CONSENT OF HEWLETT-PACKARD COMPANY.
            112
13
14
15
456
457
459
460
                                                                                               LIST B
NAME RX ISR
COPY &MX4EQUS
LIST S
                                                                                               PUBLIC REC_0,REC_1,REC_2,REC_3
                                                                                               EXTRN STAT 0,STAT 1,STAT 2,STAT 3,RHEAD 0,RHEAD 1,RHEAD 2
EXTRN RHEAD 3,RTAIL 0,RTAIL 1,RTAIL 2,RTAIL 3,BIT_HAP
EXTRN ICR_TAB,BITS_0,BITS_1,BITS_2,BITS_3
            461
           463
                                                                                               CSEG
           465
466
467
                                                                           DESCRIPTION: This file contains the Receive Interrupt Service Routines which are invoked when the UART has received a character at one of the four ports. The entry points for the four routines are: REC 0, REC 1, REC 2, and REC 3.

All four routines are basically The same and call the macro, RECISR. A description of this macro may be found in the file RMX4FAUR.
           469
470
471
472
473
           475
                                                                            ; RECEIVE ISR FOR PORT #0
                                                                                               EXX CAUTION! IF THIS ISR CAN BE INTERRUPTED EX AF, AF' USE PUSH & POP OR MAY LOSE REG. CONTENTS RECISR RHEAD_0,RTAIL_0,SIO_0_AD,PORTO,RX_BASEO,STAT_0,BITS_0
                     0000
0001
0002
                                                                           REC_0
                                                                         + CHECK IF BUFFER IS FULL - COMPARE HEAD AND TAIL POINTERS
+ IF EQUAL THEN RETRIEVE CHAR. AND DISCARD. SET BIT IN STATUS WORD
+ :
           480
481
                                                                                                          A,(RHEAD_0)
B,A
                                   3A 00 00
47
                     0002
0005
0006
                                                                  Ε
                                                                                                                                                    Retrieve value of head pointer
                                   3A 00 00
                                                                                                           A, (RTAIL_0)
                                                                                                                                                    Retrieve value of tail pointer
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                PAGE
                                                                                                                                                                                                                                                                    2
                                       3C
3C
B8
20 OR
DB 70
21 00 00
CB DE
C3 58 00
                                                                                                              INC
INC
CP
JR
                         0009
                                                                                                                                                                 Add 2 to tail pointer
Compare the two pointers
If pointers are not equal, jump
Retrieve character and discard
Get address of Status byte
Set bit 3 in the Status byte
Jump to exit routine
                        0009
000A
000B
000C
000E
0010
            489
490
491
492
493
                                                                                                                          B
NZ,??0001
A,(SIO_O_AD)
HL,STAT_O
3,(HL)
??0004
                                                                                                             IN
LD
SET
JP
                                                                            Ε
                                                                             С
                                                                                     * RETRIEVE CHARACTER AND DO BIT MAP CHECK. IF SPECIAL CHARACTER (BIT +; FOR THE PORT IS SET), SEND A SPECIAL CHARACTER INTERRUPT TO HOST.
             498
                        0018 DB 70
001A 21 00 00
001D 4F
001F 06 00
0021 21 00 00
0024 09
0025 CB 46
0027 CA 43 00
                                                                                                                         N A (SIO_O_AD)
HL,BITS_O
(HL)
C,A
B,O
HL,BIT_MAP
HL,BC
PORTO,(HL)
Z,??0002
            499
500
501
502
                                                                                      +770001:
                                                                                                                     IN
                                                                                                                                                                                  RETRIEVE CHARACTER FROM UART
                                                                                                             LD
AND
                                                                                                                                                                 Mask off parity bits
                                                                                                              LD
LD
ADD
                                                                                                                                                                 Obtaining a 2-reg. quantity
Get address of Bit Map base
Bit Map Base+char.=effective address
Is the bit for the port = 1?
Jump if not a special character
            503
504
505
506
                                                                            Ε
                                                                             C
                                                                                     + BIT MAP POSITION SET - CHECK SEMAPHORE REG. BEFORE SENDING INTERRUPT
                         002A 3A 02 80
002D CB 7F
002F C2 2A 00
                                                                                                             LD A,(SEM_REG) Retrieve address of semaphore register BIT 7,A If bit 7=0, continue, else check again JP NZ,??0003
                                                                                       ??0003:
                                                                             c
            515
516
517
518
519
520
521
                                                                                         SEMAPHORE REGISTER SET - SEND INTERRUPT TO HOST & RELEASE SEM_REG
                                                                                                              LD HL, INT COND
SET PORTO, (FL)
LD HL, ICR TAB
LD DE, PORTO
ADD HL, DE
SET SPEC ICR, (HL)
LD (SEM_REG), A
                                                                                                                                                                Retrieve address of Int Cond register
Set bit for port specific interrupt
Retrieve address of ICR TAB base
Get index into ICR tab - port specific
index + ICR TAB base = effective address
Set correct bit in ICR TAB
Clear bit 7 of Sem. reg. by writing to it
                        0032
0035
0037
003R
003D
                                       21 00 C0
C8 C6
21 00 00
11 00 00
19
C8 CE
32 02 80
                                                                             E
                         003E
0040
                                                                                       PUT CHARACTER IN FIFO AND UPDATE THE TAIL POINTER
                        0043
0045
0048
0049
0048
004E
004F
                                                                                                             LD H,RX BASEO
LD A,(RTAIL_O)
LD L,A
LD (HL),C
INC HL
                                                                                                                                                                 Get upper byte of FIFO base
Get the value of the tail index
Lower byte of tail pointer to 1 register
Put character into buffer
Increment address for status byte
Retrieve status byte
Put status byte into buffer
                                       26 C5
3A 00 00
6F
71
                                                                                       ??0002:
                                                                             E
                                                                                                                         A. (STAT_0)
(AL),A
                                        23
3A 00 00
77
AF
                                                                                                              LD
XOR
LD
                                                                             E
             534
535
                                        32 00 00
70
                                                                                                                                                                 Clear status register
Put tail pointer into A reg.
Update pointer for next char.
Update tail pointer index
                                                                                                                          (STAT_0),A
                                                                             E
             536
537
538
                         0053
                                        3C
32 00 00
                         0054
0055
                                                                                                              INC
                                                                                                                            RTAIL_0),A
                                                                                     +220004
             540
                         0058 D9
                                                                                                                     EXX
```

ERR LINE	ADDR	Bì	B2	В3	B4			Z80 ASSEMBLE	R VER 3.0MR		PAGE	4
591 592 593 594 595	009A 009B 009D	19 CB 32	CE 02	80		+ + + +:PUT C	ADD SET LD HARACTI	SPÉC_ICR, (HL) (SEM_REG),A	Set correct bi	Sem. reg. by wi		
596 597 598 599 600 601 602 603 604 605	00A0 00A2 00A5 00A6 00A7 00A8 00AC 00AD	3A 6F 71 23A 7A 7A 7D	C4 00 00 00	00		+??0006 E + E + E +	: LD LD LD LD XOR LD LD LD LD	LD	Get uppe Get the va Lower byte of Put character Increment addr Retrieve stat Put status byt Clear status Put tail point	r byte of FIFO t lue of the tail tail pointer to into buffer ess for status t us byte e into buffer register er into A reg.	index l regis	ter
607 608 609 610 611 612 613	0081 0082 0085 0086 0087 0088	3C 32 D9 08 FB ED	00 4D	00		E +	INC LD EX EI RET	RTAIL_1),A EXX AF,AF' I	Update pointer Update tai	for next char. l pointer index	-	
615						; RECE	IVE IS	R FOR PORT #2				
617 618 619 620 621 622	00BA 00BC	08 08				REC_2 +;CHECK +;IF EQ	IF BU	FFER IS FULL - C	OMPARE HEAD AND	RT2,RX_BASE2,STA TAIL POINTERS SET BIT IN STATE		'S_2
622 623 624 625 626 627 628 629	00BC 00BF 00C0 00C3 00C4 00C5 00C6	47 3A 3C 3C 88 20	00 00			E + + + + + + + + + + + + + + + + + + +	LD LD INC INC CP JR	A B Nz.??0009	Retrieve v Add 2 to tail Compare the tw		inter	
631 632 633 634 635 636	00C8 00CA 00CD 00CF	08 21 CB	80 00 DE 12			E + C + RETRI + FOR T	IN LD SET JP	A, (SIO_1_AD) HL,STAT_2 3, (HL) ??0012 ARACTER AND DO E	Retrieve c Get address o Set bit 3 in t Jump to exi	haracter and dis f Status byte he Status byte	scard ACTER (B	ыт
638 639 640	00D2 00D4		80 00			+??0009 E +		IN A (SIO_1_AC HL,BITS_2		E CHARACTER FROI		

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                        Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                   PAGE
                                                                                                                  (HL)
C,A
B,O
HL,BIT_MAP
HL,BC
PORT2,(HL)
Z,??0010
                        00D7
                                                                                                        AND
                                                                                                                                                       Mask off parity bits
            642
643
644
645
646
                       OODS
OODS
OODS
OODS
                                                                                                        LD
LD
LD
ADD
BIT
JP
                                                                                                                                                       Obtaining a 2-reg, quantity
Get address of Bit Map base
Bit Map Base+char.=effective address
Is the bit for the port * 1?
Jump if not a special character
                                      06 00
21 00 00
                                      CB 56
CA FD 00
                                                                        C
            648
649
650
651
652
653
                                                                                + BIT MAP POSITION SET - CHECK SEMAPHORE REG. BEFORE SENDING INTERRUPT
                                                                                                       BIT 7,A
JP NZ,??0011
                        00E4
00E7
00E9
                                     3A 02 80
CB 7F
C2 E4 00
                                                                                                                         A,(SEM_REG) Retrieve address of semaphore register
A If bit 7=0, continue, else check again
                                                                        C
            655
656
657
                                                                                   SEMAPHORE REGISTER SET - SEND INTERRUPT TO HOST & RELEASE SEM_REG
                                                                                                       LD HL, INT COND
SET PORT2 (FL)
LD HL, ICR TAB
LD DE, PORT2
ADD HL, DE
SET SPÉC_ICR (HL)
LD (SEM_REG),A
                                                                                                                                                       Retrieve address of Int Cond register
Set bit for port specific interrupt
Retrieve address of ICR TAB base
Get index into ICR tab - port specific
index + ICR TAB base = effective address
Set correct bit in ICR TAB
Clear bit 7 of Sem. reg. by writing to it
                                     21 00 C0
CB D6
21 00 00
11 02 00
19
CB CE
32 02 80
                       00EC
00EF
00F1
00F4
00F7
00F8
            658
659
661
662
663
664
                                                                         Ε
            665
666
667
668
                                                                                PUT CHARACTER IN FIFO AND UPDATE THE TAIL POINTER
                                                                                                              LD H.RX BASE2
A.(RTAIL_2)
L.A
(HL),C
C HL
A.(STAT_2)
(HL),A
                                                                                                                                                       Get upper byte of FIFO base
Get the value of the tail index
Lower byte of tail pointer to 1 register
Put character into buffer
Increment address for status byte
Retrieve status byte
Put status byte into buffer
                       00FD
00FF
0102
0103
0104
0105
0108
0109
0100
                                     26 C3
3A 00 00
6F
                                                                                 +??0010:
                                                                                                        LD
LD
LD
LD
LD
LD
            669
670
671
672
673
674
675
676
                                     3A 00 00
77
AF
32 00 00
                                                                         Ε
                                                                                                        XOR
LD
LD
                                                                                                                   (STAT_2),A
                                                                                                                                                       Clear status register
Put tail pointer into A reg.
Update pointer for next char.
Update tail pointer index
                                                                        Ε
                                                                                                        ÎNC
                       010E
010F
                                                                                                                    (RTAIL_2),A
                                      32 00 00
                                                                        Ε
                                                                                                      EX EXX
                       0112
0113
0114
0115
                                                                                ??0012
            680
681
682
683
                                     08
09
                                                                                                                    AF,AF
                                                                                 ; RECEIVE ISR FOR PORT #3
                       0117
0118
0119
                                                                                 REC_3
                                                                                                        EXX
            688
689
690
                                                                                                        EX^ AF,AF'
RECISR RHEAD_3,RTAIL_3,SIO_1_BD,PORT3,RX_BASE3,STAT_3,BITS_3
```

```
Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                     PAGE
ERR LINE ADDR B1 B2 B3 B4
                                                                                       +; CHECK IF BUFFER IS FULL - COMPARE HEAD AND TAIL POINTERS
+; IF EQUAL THEN RETRIEVE CHAR. AND DISCARD. SET BIT IN STATUS WORD
                                        3A 00 00
                                                                                                                             A, (RHEAD_3)
B.A
             694
695
696
697
                         0119
011C
                                                                              Ε
                                                                                                                                                                              Retrieve value of head pointer
                                                                                                                            A, (RTAIL_3)
A
A
B
                        0110
0120
0121
0122
0123
0125
0127
                                                                                                                LD
INC
INC
CP
IN
IN
                                                00 00
                                                                               Ε
                                                                                                                                                                              Retrieve value of tail pointer
                                                                                                                                                                   Add 2 to tail pointer
Compare the two pointers
If pointers are not equal, jump
Retrieve character and discard
Get address of Status byte
Set bit 3 in the Status byte
Jump to exit routine
             698
                                        3C
B8
20 OA
DB B2
21 OO OO
CB DE
C3 6F 01
             699
7001
701
702
703
704
705
706
707
708
709
711
711
711
711
711
711
711
711
712
723
                                                                                                                            NZ,??0013
A.(SIO_1_BD)
HL,STAT_3
3.(HL)
??0016
                                                                              Ε
                         012A
012C
                                                                              C
                                                                                          RETRIEVE CHARACTER AND DO BIT MAP CHECK. IF SPECIAL CHARACTER (BIT FOR THE PORT IS SET), SEND A SPECIAL CHARACTER INTERRUPT TO HOST.
                                                                                                                            N A,(SIO_1_BD)
HL,BITS_3
(HL)
C,A
B,O
HL,BIT_MAP
HL,BC
PORT3,(HL)
Z,??0014
                        012F
0131
0134
0135
0136
0138
0138
                                         DB B2
21 00 00
A6
4F
                                                                                                                       IN
                                                                                                                                                                                     RETRIEVE CHARACTER FROM UART
                                                                                                                AND
LD
LD
LD
ADD
                                                                                                                                                                    Mask off parity bits
                                                                                                                                                                   Obtaining a 2-reg. quantity
Get address of Bit Map base
Bit Map Base+char.=effective address
Is the bit for the port = 1?
Jump if not a special character
                                         06 00
21 00 00
                                                                              Ε
                                                                              C
                                                                                         BIT MAP POSITION SET - CHECK SEMAPHORE REG. BEFORE SENDING INTERRUPT
                                                                                                                LD A, (SEM_REG)
BIT 7, A
JP NZ,??0015
                                        3A 02 80
CB 7F
C2 41 01
                                                                                        ?20015:
                                                                                                                                                                   Retrieve address of semaphore register If bit 7=0, continue, else check again
                                                                              C
             724
725
726
727
728
729
730
731
732
                                                                                           SEMAPHORE REGISTER SET - SEND INTERRUPT TO HOST & RELEASE SEM_REG
                                                                                                                LD HL, INT COND
SET PORTS (FL)
LD HL, ICR TAB
LD DE, PORTS
ADD HL, DE
SET SFC_ICR, (HL)
LD (SEM_REG),A
                                                                                                                                                                   Retrieve address of Int_Cond register
Set bit for port specific interrupt
Retrieve address of ICR TAB base
Get index into ICR tab - port specific
index + ICR TAB base = effective address
Set correct bit in ICR TAB
Clear bit 7 of Sem. reg. by writing to it
                                        21 00 C0
CB DE
21 00 00
11 03 00
19
CB CE
32 02 80
                         0149
014C
014E
0151
0154
0155
0157
                                                                              Ε
                                                                                       + PUT CHARACTER IN FIFO AND UPDATE THE TAIL POINTER
             735
736
737
738
739
740
741
742
743
                                                                                                                            D H.RX BASE3
A,(RTAIT_3)
L,A
(HL),C
HL
A,(STAT_3)
(HL),A
                                                                                                                                                                    Get upper byte of FIFO base
Get the value of the tail index
Lower byte of tail pointer to 1 register
Put character into buffer
Increment address for status byte
Retrieve status byte
Put status byte into buffer
                        015A
015C
015F
0160
0161
0162
0165
                                         26 C2
3A 00 00
6F
71
23
3A 00 00
                                                                                                                        LD
                                                                                                                LD
LD
INC
LD
LD
LD
XOR
                                                                              Ε
```

ERR LINE	ADDR	B 1	B2	B3 B4			Z80 ASSEMBLER VER 3.0MR	PAGE
745 746 747 748 749 750 751 752 753	0167 016A 016B 016C 016F 0170 0171 0172	7D 3C 32 D9 08 FB			E	:	D (STAT_3),A Clear status reg D A,L Put tail pointer fo D (RTAIL_3),A Update tail po EXX X AF,AF' I ETI	nto A reg.
755	0174						ND	

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                            Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                                                                        PAGE
                                                                                                            ;SOURCE: &RXERR
;PROGRAMMER: LIZ POTEET
               234567890112345667890
4557890
44456
                                                                                                                   4 CHANNEL DIO MUX (FORDYCE) - SPECIAL RECEIVE CONDITION ISR'S FOR PORTS 0 THRU 3 - PARITY, OVERRUN, FRAMING ERRORS
                                                                                                                      (C) COPYRIGHT HEWLETT-PACKARD COMPANY 1983. ALL RIGHTS
RESERVED. NO PART OF THIS PROGRAM MAY BE PHOTOCOPIED,
REPRODUCED OR TRANSLATED TO ANOTHER PROGRAM LANGUAGE WITHOUT
THE PRIOR WRITTEN CONSENT OF HEWLETT-PACKARD COMPANY.
                                                                                                                                      LIST B
NAME RXERR
COPY &MX4EQUS
LIST S
                                                                                                                                       PUBLIC RX_ERRO,RX_ERR1,RX_ERR2,RX_ERR3
                                                                                                                                      EXTRN STAT 0,STAT 1,STAT 2,STAT 3,RHEAD 0,RHEAD 1,RHEAD 2
EXTRN RHEAD 3,RTAIL 0,RTAIL 1,RTAIL 2,RTAIL 3,BIT MAP
EXTRN ICR TAB,BITS 0,BITS 1,BITS 2,BITS 3
               461
462
463
464
465
                                                                                                           DESCRIPTION: This file contains the Special Receive Condition Interrupt Service Routines which are invoked when the URRT has received a character which has one of three error conditions associated with it: a parity error, a URRT overflow error, or a framing error. There is one Special Receive Condition ISR for each port. All four are basically the same. The entry points are: RX_ERRO, RX_ERR1, RX_ERR2, and RX_ERR3.

The Special Receive Condition ISR's consist of two macros. The first is SPEC_RX and the second RECISR. A description of both of these may be found in the file &MX4EQUS.
               466
467
                468
               469
470
471
472
473
               476
                                                                                                                                      CSEG
                                                                                                           ; RECEIVE ISR FOR PORT #0
               478
                                                                                                                                     SPEC_RX SIO_O_AC,STAT_O
EXX
CAUTION! IF THIS ROUTINE IS INTERRUPTED
EX AF,AF' USE PUSH & POP ELSE MAY LOSE REG. VALUES
LD A.1
OUT ($10_O_AC),A Point to Read Register 1
                              0000
0000
0001
0002
0004
0006
0008
                                                                                                           RX_ERRO
               481
482
483
484
485
486
487
                                                 D9
3E
DB
CB
CB
CB
                                                                                                                                                     AF, AF'
A, i
($IO_O_AC), A
A, ($IO_O_AC)
                                                         01
71
71
27
E0
                                                                                                                                                                                                     Point to Read Register 1
Read contents of Read Reg. 1
Shift 1 bit left for status byte
Mask off all but error bits
                                                                                                                                                      A ERR_MSK
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                  PAGE
                                                                                                             LD B,A B reg is status byte parameter in RECISR LD A,(STAT_0) Retrieve value in Status byte Combine with any other possible bits LD (STAT_0),A Put new value in Status Register LD A,30H Code for Error Reset OUT (SIO 0 AC),A Error latches now reset RECISR RHEAD_0,RTAIL_0,SIO_0AD,PORTO,RX_BASEO,STAT_0,BITS_0
                         000C
000D
0010
0011
0014
0016
                                        47
3A 00 00
B0
32 00 00
3E 30
D3 71
             489
                                                                            Ε
            490
491
492
493
494
495
496
497
498
                                                                            Ε
                                                                                         CHECK IF BUFFER IS FULL - COMPARE HEAD AND TAIL POINTERS
IF EQUAL THEN RETRIEVE CHAR. AND DISCARD. SET BIT IN STATUS WORD
                                                                                                                          A, (RHEAD_0)
B,A
A, (RTAIL_0)
A
                         0018
0018
001C
001F
                                        3A 00 00
                                                                                                                                                                           Retrieve value of head pointer
                                                                            Ε
            500
501
502
503
504
505
506
507
                                                                                                              47
3A 00 00
3C
3C
88
20 0A
DB 70
21 00 00
CB DE
C3 6E 00
                                                                            Ε
                                                                                                                                                                           Retrieve value of tail pointer
                                                                                                                                                                Add 2 to tail pointer
Compare the two pointers
If pointers are not equal, jump
Retrieve character and discard
Get address of Status byte
Set bit 3 in the Status byte
Jump to exit routine
                         0020
0021
0022
0024
0026
0029
0028
                                                                                                                          NZ,??0001
A,(SIO_O_AD)
HL,STRT_O
3,(HL)
??0004
                                                                                                  ACTER AND DO B
AT IS SET), SEND K

IN A SIO O AD
LD HLBITS O
AND (HL)
LD C,A
LD B,O
LD HLBIT M
ADD HLBT
                                                                            E
            C
                                                                                        RETRIEVE CHARACTER AND DO BIT MAP CHECK. IF SPECIAL CHARACTER (BIT
FOR THE PORT IS SET), SEND A SPECIAL CHARACTER INTERRUPT TO HOST.
                                       DB 70
21 00 00
A6
4F
06 00
21 00 00
09
CB 46
CA 59 00
                         002E
0030
0033
0034
0035
0037
0038
003B
                                                                                     +220001:
                                                                                                                                                                                   RETRIEVE CHARACTER FROM UART
                                                                            Ε
                                                                                                                                                                 Mask off parity bits
                                                                                                                                                                 Obtaining a 2-reg. quantity
Get address of Bit Map base
Bit Map Base+char.=effective address
Is the bit for the port = 1?
Jump if not a special character
                                                                            E
                                                                             C
                                                                                        BIT MAP POSITION SET - CHECK SEMAPHORE REG. BEFORE SENDING INTERRUPT
                         0040
0043
0045
                                     3A 02 80
CB 7F
C2 40 00
                                                                                     +?20003:
                                                                                                             LD A,(SEM_REG)
BIT 7,A
JP NZ,??0003
                                                                                                                                                                Retrieve address of semaphore register If bit 7=0, continue, else check again
                                                                             C
                                                                                         SEMAPHORE REGISTER SET - SEND INTERRUPT TO HOST & RELEASE SEM_REG
                                                                                                                                                                Retrieve address of Int_Cond register
Set bit for port specific interrupt
Retrieve address of ICR TAB base
Get index into ICR tab - port specific
index + ICR TAB base = effective address
Set correct bit in ICR TAB
Clear bit 7 of Sem. reg. by writing to it
                                       21 00 C0
CB C6
21 00 00
11 00 00
19
CB CE
32 02 80
                                                                                                              LD HL INT COND
SET PORTO (HL)
LD HL ICR TAB
LD DE PORTO
ADD HL DE
SET SPEC ICR (HI
                         0048
004B
004D
0050
0053
0054
                                                                             Ε
                                                                                                                           SPEC_ICR, (HL)
(SEM_REG),A
                          0056
                                                                                    PUT CHARACTER IN FIFO AND UPDATE THE TAIL POINTER
```

```
ERR LINE
                            ADDR
                                               B1 B2 B3 B4
                                                                                                                                                       Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                                                             PAGE
                                                                                                                                                                                             Get upper byte of FIFO base
Get the value of the tail index
Lower byte of tail pointer to 1 register
Put character into buffer
Increment address for status byte
Retrieve status byte
Put status byte into buffer
                                                                                                                                          LD H,RX BASEO
A,(RTAIL_0)
L,A
(HL),C
                                               26 C5
3A 00 00
6F
71
23
3A 00 00
77
                                                                                                     +??0002:
                                                                                                                                  LD LD INC LD XOR LD INC
               543
544
545
546
547
548
549
550
551
                             005B
005E
005F
0060
0061
0064
0065
0066
0069
                                                                                          Ε
                                                                                                                                               A. (STAT_0)
(HL),A
                                                                                           Ε
                                                                                                                                               (STAT_O),A
                                                ÁF
                                                                                                                                                                                              Clear status register
Put tail pointer into A reg.
Update pointer for next char.
Update tail pointer index
                                                32 00 00
7D
3C
                                                                                          Ε
               552
553
554
555
556
557
                                                                                                                                                  (RTAIL_0),A
                                                32 00 00
                                                                                           Ε
                                                                                                                                   ĹD
                             006B
                             006E
006F
0070
                                               D9
08
FB
ED 4D
                                                                                                    +??0004
                                                                                                                                          EXX
                                                                                                                                  ŘĒTI
               560
                                                                                                       : RECEIVE ISR FOR PORT #1
                             0073
0073
0074
0075
0077
0079
007B
007D
                                                                                                      RX_ERR1 SPEC_RX SIO_0_8C,STAT_1
EXX CAUTION: IF THIS ROUTINE IS INTERRUPTED
EX AF,AF' USE PUSH & POP ELSE MAY LOSE REG. VALUES
                                             09
08
3E 01
D3 73
DB 73
CB 27
E6 E0
47
3A 00 00
B0
3E 30
D3 73
               563
564
565
566
567
568
569
570
                                                                                                                                               AF,AF'
A,i
(SIO_O_BC),A
A,(SIO_O_BC)
A
ERR_MSK
                                                                                                                                                                                             Point to Read Register 1
Read contents of Read Reg. 1
Shift 1 bit left for status byte
Hask off all but error bits
B reg is status byte parameter in RECISR
Retrieve value in Status byte
Combine with any other possible bits
Put new value in Status Register
Code for Error Reset
Error latches now reset
                                                                                                                                   ŌŬΤ
                                                                                                                                  LD
LD
OR
LD
                                                                                                                                                 B,A-
A, (STAT_1)
B
                             0080
0083
0084
0087
0089
008B
               571
572
573
574
575
576
577
578
579
                                                                                          Ε
                                                                                                                                  OR B
LD (STAT_1),A Put new value in Status Register
LD A,30H Code for Error Reset
OUT (SIO 0 BC),A Error latches now reset
RECISR RHEAD_1,RTAIL_1,SIO_0_BD,PORT1,RX_BASE1,STAT_1,BITS_1
                                                                                          Ε
                                                                                                         CHECK IF BUFFER IS FULL - COMPARE HEAD AND TAIL POINTERS
IF EQUAL THEN RETRIEVE CHAR. AND DISCARD. SET BIT IN STATUS WORD
               580
581
582
583
584
585
586
587
                                                                                                                                                A, (RHEAD_1)
B,A
A, (RTAIL_1)
A
                            008B 3A 00 00
008E 47
008F 3A 00 00
                                                                                                                                                                                                          Retrieve value of head pointer
                                                                                          Ε
                             008E
008F
0092
0093
0094
0095
0097
0099
009E
                                                                                                                                  LD
LD
INC
INC
CP
JR
LD
                                                                                                                                                                                                          Retrieve value of tail pointer
                                               3C
88
20
DB
2B
2B
C3
                                                                                                                                                                                              Add 2 to tail pointer
Compare the two pointers
   If pointers are not equal, jump
   Retrieve character and discard
Get address of Status byte
Set bit 3 in the Status byte
Jump to exit routine
                                                                                                                                                AB
                                                       0A
72
00 00
DE
E1 00
                                                                                                                                                B
NZ,??0005
A.(SIO_0_BD)
HL,STAT_I
3,(HL)
??0008
               588
589
590
                                                                                          Ε
                                                                                           C
```

```
Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                              PAGE
ERR LINE ADDR B1 B2 B3 B4
                                                                                       RETRIEVE CHARACTER AND DO BIT MAP CHECK. IF SPECIAL CHARACTER (BIT FOR THE PORT IS SET), SEND A SPECIAL CHARACTER INTERRUPT TO HOST.
            593
594
595
                                                                                                            IN A,(SIO_O_BD)
LD HL,BITS_1
RND (HL)
LD C,A
LD B,0
LD HL,BIT_MAP (ADD HL,BC BIT PORT1,(HL)
JP Z,??0006
                       00A1
00A3
00A6
00A7
00A8
00AA
00AD
00AE
00B0
                                       DB 72
21 00 00
R6
4F
06 00
21 00 00
09
CR 4F
                                                                                                                                                                                 RETRIEVE CHARACTER FROM UART
                                                                                      ??0005:
            596
597
598
599
600
601
602
603
604
                                                                            E
                                                                                                                                                               Mask off parity bits
                                                                                                                                                               Obtaining a 2-reg. quantity
Get address of Bit Map base
Bit Map Base+char.=effective address
Is the bit for the port = 1?
Jump if not a special character
                                                                            Ε
                                       CB 4E
CA CC 00
                                                                            C
            605
606
607
                                                                                       BIT MAP POSITION SET - CHECK SEMAPHORE REG. BEFORE SENDING INTERRUPT
                                                                                                            BIT 7, A (SEM_REG)
JP NZ,??0007
                                                                                                                                                               Retrieve address of semaphore register
If bit 7=0, continue, else check again
                                       3A 02 80
CB 7F
C2 83 00
                        0083
0086
0088
                                                                                     220007:
             608
             609
610
                                                                            C
                                                                                        SEMAPHORE REGISTER SET - SEND INTERRUPT TO HOST & RELEASE SEM_REG
            612
613
614
615
616
617
618
                                                                                                             LD HL, INT COND
SET PORTI, (FL)
LD HL, ICR TAB
LD DE, PORTI
ADD HL, DE
SET SPEC_ICR, (HL)
LD (SEM_REG), A
                                                                                                                                                               Retrieve address of Int Cond register
Set bit for port specific interrupt
Retrieve address of ICR TAB base
Get index into ICR tab - port specific
index + ICR TAB base = effective address
Set correct bit in ICR TAB
Clear bit 7 of Sem. reg. by writing to it
                                       21 00 C0
CB CE
21 00 00
11 01 00
19
CB CE
32 02 80
                         00BB
00BE
00C0
00C3
00C6
00C7
                                                                            Ε
            620
621
622
623
624
625
626
627
630
631
633
635
636
637
                                                                                         PUT CHARACTER IN FIFO AND UPDATE THE TAIL POINTER
                                                                                                                    LD H,RX BASE1
A, (RTAIL_1)
L,A
(HL),C
C HL
A, (STAT_1)
(HL),A
                                                                                                                                                               Get upper byte of FIFO base
Get the value of the tail index
Lower byte of tail pointer to 1 register
Put character into buffer
Increment address for status byte
Retrieve status byte
Put status byte into buffer
                         00CC
00CE
00D1
00D2
                                       26 C4
3A 00 00
6F
71
                                                                                      ·??0006:
                                                                                                             LD
LD
INC
LD
LD
XOR
                         0002
0003
0004
0007
0008
0009
000C
                                               00 00
                                                                            Ε
                                       AF
32 00 00
7D
                                                                                                             LD
LD
INC
LD
                                                                                                                          (STAT_1),A
A,L
A
                                                                                                                                                                Clear status register
Put tail pointer into A reg.
Update pointer for next char.
Update tail pointer index
                                                                            Ε
                                       3C
32 00 00
                                                                                                                           (RTAIL_1),A
                                                                            Ε
                                       D9
O8
FB
ED
                                                                                                                   EXX
AF,AF
                                                                                    +220008
                         00E1
00E2
             638
                         00E3
             642
                                                                                       ; RECEIVE ISR FOR PORT #2
```

```
ERR LINE
                        ADDR
                                       B1 B2 B3 B4
                                                                                                                          Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                        PAGE
                                                                                   RX_ERR2 SPEC_RX SIO_1_AC,STAT_2

EXX
CRUTION! IF THIS ROUTINE IS INTERRUPTED

EX AF,AF' USE PUSH & POP ELSE MAY LOSE REG. VALUES

LD_ 4,1
                        00E6
                                      D9 08 3E 01 D3 B1 DB B1 CB 27 E6 E0 47 3A 00 00 B0 3E 30 D3 B1
            645
646
647
648
649
                       DO A ...

OUT (SIO 1 AC), A Point to Read Register 1  
IN A (SIO 1 AC)  
SIA A Read contents of Read Reg. 1  
Shift 1 bit left for status byte  
AND ERR_MSK Hask off all but error bits  
LD A, (STAT_2) B reg is status byte parameter in RECISR  
RETIEVE Value in Status byte  
DO STAT_2), A Combine with any other possible bits  
DO STAT_2), A Code for Error Reset  
OUT (SIO 1 AC), A Error latches now reset  
RECISR RHEAD_2, RTAIL_2, SIO_1 AD, PORTZ, RX_BASE2, STAT_2, BITS_2
                                                                                                                    A; (SIO_1_AC),A
A, (SIO_1_AC)
A, (SIO_1_AC)
ERR_MSK
            651
653
653
655
655
657
                                                                          Ε
                                                                          Ε
            658
659
                                                                                  CHECK IF BUFFER IS FULL - COMPARE HEAD AND TAIL POINTERS
FIF EQUAL THEN RETRIEVE CHAR. AND DISCARD. SET BIT IN STATUS WORD
            660
661
662
663
664
665
666
667
                                                                                                                     A, (RHEAD_2)
B,A
A, (RTAIL_2)
A
                        00FE 3A 00 00
0101 47
0102 3A 00 00
                                                                          Ε
                                                                                                                                                                     Retrieve value of head pointer
                                                                                                          LD
LD
LNC
INC
CP
JR
                                                                          Ε
                                                                                                                                                                     Retrieve value of tail pointer
                                       3C
                                                                                                                                                           Add 2 to tail pointer
Compare the two pointers
   If pointers are not equal, jump
   Retrieve character and discard
Get address of Status byte
Set bit 3 in the Status byte
Jump to exit routine
                       0106
0107
0108
010A
010C
010F
                                      3C
B8
20 OA
DB B0
21 00 00
CB DE
C3 54 01
            668
669
670
671
672
673
                                                                                                                     B
NZ,??0009
A,(SIO_1_AD)
HL,STAT_2
3,(HL)
??0012
                                                                                                          IÑ
LD
SET
JP
                                                                          Ε
                                                                          C
                                                                                     RETRIEVE CHARACTER AND DO BIT MAP CHECK. IF SPECIAL CHARACTER (BIT FOR THE PORT IS SET), SEND A SPECIAL CHARACTER INTERRUPT TO HOST.
                                                                                                                    N A (SIO_1_AD)
HL,BITS_2
(HL)
B,0
HL,BIT_MAP
HL,BIT_MAP
HL,BC
PORT2, (HL)
Z,??0010
                       0114
0116
0119
011A
                                    DB B0
21 00
86
4F
                                                                                   +??0009:
                                                                                                                                                                            RETRIEVE CHARACTER FROM UART
            678
679
680
681
682
683
684
685
                                                                                                                IN
                                              00 00
                                                                                                          AND
                                                                                                                                                           Mask off parity bits
                                                                                                          LD
LD
LD
ADD
                                                                                                                                                          Obtaining a 2-reg. quantity
Get address of Bit Map base
Bit Map Base+char.=effective address
Is the bit for the port = 1?
Jump if not a special character
                       011B
011D
0120
0121
0123
                                      06 00
21 00 00
                                                                          Ε
                                      ČB 56
CA 3F 01
                                                                          C
                                                                                  + BIT MAP POSITION SET - CHECK SEMAPHORE REG. BEFORE SENDING INTERRUPT
                        0126
0129
0128
                                      3A 02 80
CB 7F
C2 26 01
                                                                                                         LD A, (SEM_REG)
BIT 7, A
JP NZ,??0011
                                                                                  +??0011:
                                                                                                                                                          Retrieve address of semaphore register If bit 7=0, continue, else check again
            690
                                                                          C
                                                                                     SEMAPHORE REGISTER SET - SEND INTERRUPT TO HOST & RELEASE SEM_REG
                       012E 21 00 CO
                                                                                                                      HL, INT_COND
                                                                                                          LD
                                                                                                                                                           Retrieve address of Int_Cond register
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                          Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                                    PAGE
                                           CB D6
21 00 00
11 02 00
19
CB CE
32 02 80
                                                                                                                      SET PORTZ (HL)
LD HL,ICR TAB
LD DE,PORTZ
ADD HL,DE
SET SPEC_ICR,(HL)
LD (SEM_REG),A
                                                                                                                                                                            Set bit for port specific interrupt
Retrieve address of ICR TAB base
Get index into ICR tab - port specific
index + ICR TAB base = effective address
Set correct bit in ICR TAB
Clear bit 7 of Sem. reg. by writing to it
                          0131
0133
0136
0139
013A
013C
              698
699
700
701
702
                                                                                   Ε
             PUT CHARACTER IN FIFO AND UPDATE THE TAIL POINTER
                                                                                                                                                                            Get upper byte of FIFO base
Get the value of the tail index
Lower byte of tail pointer to 1 register
Put character into buffer
Increment address for status byte
Retrieve status byte
Put status byte into buffer
                                                                                                                              LD H,RX BASE2
A,(RTAIT_2)
L,A
(HL),C
                                           26 C3
3A 00 00
6F
                          013F
0141
0144
0145
0146
0147
0148
014C
014F
0150
0151
                                                                                              ??0010:
                                                                                                                      LD
LD
LD
INC
LD
LD
XOR
                                                                                   Ε
                                                                                                                                   A, (STAT_2) (HL),A
                                                   00 00
                                                                                  Ε
                                                                                                                                 (STAT_2),A
A,L
A,L
                                           ÁF
32 00 00
70
                                                                                                                                                                             Clear status register
Put tail pointer into A reg.
Update pointer for next char.
Update tail pointer index
                                                                                                                       LD
                                                                                  Ε
                                            3C
32 00 00
                                                                                                                                     (RTAIL_2),A
                                                                                   E
                                                                                                                       LD
                          0154
0155
0156
0157
                                                                                                                             EXX
AF,AF
                                           D9
08
FB
ED 4D
                                                                                              ??0012
                                                                                                                       ŘĒTI
                                                                                              ; RECEIVE ISR FOR PORT #3
             724
                                                                                                                      SPEC_RX SIO_1_BC,STAT_3
EXX
CAUTION! IF THIS ROUTINE IS INTERRUPTED
EX AF,AF' USE PUSH & POP ELSE MAY LOSE REG. VALUES
LD A
                          0159
0159
0158
0150
0151
0163
0165
0166
0169
016A
016F
0171
                                                                                              RX ERR3
             7267
7289
7331
7333
7336
7338
7341
7443
7443
7446
                                           D9
08
3E 01
D3 B3
DB 27
E6 E0
                                                                                                                                   AF, AF'
A, I
($IO_1_BC), A
A, ($IO_1_BC)
                                                                                                                     LD A,I
OUT (SIO_1_BC),A
Point to Read Register 1
IN A,(SIO_1_BC)
SIA A
RND ERR_MSK Mask off all but error bits
LD B,A
B reg is status byte parameter in RECISR
LD A,(STAT_3)
R Combine with any other possible bits
LD A,30H
Code for Error Reset
OUT (SIO_1_BC),A
RECISR RHEAD_3,RTAIL_3,SIO_1_BD,PORT3,RX_BASE3,STAT_3,BITS_3
                                           3A 00 00
B0
32 00 00
3E 30
D3 B3
                                                                                  E
                                                                                   E
                                                                                               CHECK IF BUFFER IS FULL - COMPARE HEAD AND TAIL POINTERS
IF EQUAL THEN RETRIEVE CHAR. AND DISCARD. SET BIT IN STATUS WORD
                                                                                                                                   A, (RHEAD_3)
B,A
                          0171 3A 00 00
0174 47
                                                                                                                       LD
                                                                                                                                                                                        Retrieve value of head pointer
                                                                                   Ε
```

ERR LINE	ADDR	B 1	82	вз	B4				Z80 ASSEMBLE	R VER 3.0MR	PAGE 7
747 748 749 750 751 752 753 754 755	0175 0178 0179 017A 017B 017D 017F 0182 0184	3C 3C 88 20 DB	ĎĚ	00	E			LD INC INC CP JR IN LD SET JP	A, (RTAIL_3) A B BNZ,??0013 A, (SIO_1_BD) HL,STAT_3 3, (HL) ??0016	Retrieve value of ta Add 2 to tail pointer Compare the two pointers If pointers are not e Retrieve character a Get address of Status b Set bit 3 in the Status Jump to exit routine	s equal, jump and discard byte
757 758 759 760 761 762 763 764 765 766 767	0187 0189 018C 018B 0190 0193 0194 0196	A6 4F 06 21 09 CB	00	00	E	+ F	ETRIEVI OR THE 0013:	PORT LD AND LD LD LD	IS SET), SEND N A,(SIO_1_BD HL,BITS_3 (HL) C,A B.0	IT MAP CHECK. IF SPECIAL A SPECIAL CHARACTER INTER PRETRIEVE CHARACTE Mask off parity bits Obtaining a 2-reg. quant Get address of Bit Map Bit Map Base-char. =effect is the bit for the por Jump if not a special	RRUPT TO HOST. R FROM UART Lity Lase Live address tt = 1?
769 770 771 772 773 774 775 776 777 778 779	0199 019C 019E	CB C2	99		Ć	÷??	0015:	BIT JP RE RE	D A,(SEM_REG) 7,A NZ,??0015 GISTER SET - SE	If bit 7=0, continue, el ND INTERRUPT TO HOST & RE Retrieve address of Int Set bit for port speci	emaphore register lse check again ELEASE SEM_REG Cond register (fic interrupt
780 781 782 783 784 785 786 787	01A6	21 11 19 CB	00 03 CE 02		E	+:	UT CHAI	ADD SET LD RACTE	SPÉC_ICR,(HL) (SEM_REG),A	Retrieve address of ICR Get index into ICR tab index + ICR TAB base = e	TAB base - port specific effective address AB by writing to in
788 789 790 791 792 793 794 795 796 797 798 799	0184 0187 0188 0189 018D 018E 01C3 01C3	3A 6F 71 23 3A 77 AF	00 00	00	6			LD LD C LD LD R LD X LD C LD X LD C LD X LD C LD X LD C LD X LD C	A, (RÍAIĽ_3) L,A (HL).C	Get the value of the Lower byte of tail point put character into buffe Increment address for st Retrieve status byte Put status byte into buf Clear status register Put tail pointer into A Update pointer for next Update tail pointer	e tail index ter to I register of tatus byte offer reg. char.
800						₹;					

ERR LINE ADDR B1 82 B3 B4 Z80 ASSEMBLER VER 3.0MR PAGE 8
801 01C7 D9 +??20016 EXX
802 01C8 08 + EX AF,AF'
804 01CR ED 4D + RETI
806 01CC END

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                            Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                               PAGE
                                                                ;SOURCE: &MX4TX
;PROGRAMMER: LIZ POTEET
         4 CHANNEL DIO MUX (FORDYCE) - TRANSMIT ISR - UART TRIGGERED
                                                               LIST X
NAME MX4TX
COPY &MX4EQUS
LIST S
                                                                               PUBLIC TX_0,TX_1,TX_2,TX_3
                                                                               EXTRN THEAD_0,THEAD_1,THEAD_2
EXTRN THEAD_3,TTAIL_0,TTAIL_1,TTAIL_2,TTAIL_3,TONO
EXTRN TON1,TON2,TON3,ICR_TAB
                                                               DESCRIPTION: This file contains the Transmit Interrupt Service Routines which are invoked when one of the SIO channels has finished sending out a character and is ready for the next. The transmit ISR is fundamentally the same for each of the four ports. The macro TX_ISR is called in each and appropriate parameters are passed. A description of the macro is contained in the file &MX4EQUS. The entry points for the ISR's are: TX_0, TX_1, TX_2, and TX_3.
         463
464
465
466
467
468
470
471
         473
                                                               ; TRANSMIT ISR FOR PORT #0
         475
                                                               TX_0
                                                                               TX_ISR SIO_O_AC,TONO,THEAD_O,SIO_O_AD,TFIFO_O,TTAIL_O,PORTO
                0000
                                                                                                                     !CAUTION If this routine is interrupted, use push and pop or may lose reg. data
                 0000 D9
0001 08
                                                                               EXX
EX AF,AF'
                                                              TEST IF TX BUFFER IS EMPTY
         482
483
484
485
486
487
                                                                                        A,(THEAD_0)
B,A
A,(TTAIL_0)
B
                 0002 3A 00 00
0005 47
0006 3A 00 00
0009 B8
                                                       Ε
                                                                                                                            Retrieve value in Head pointer index
                                                       Ε
                                                                                                                     Retrieve value in Tail pointer index Compare; if Head=Tail then buffer is empty
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                         Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                      PAGE
                               20 24
                                                                                          JR NZ,??0001
                                                                                                                                          If not empty, jump over next code sectio
           489
490
                                                                      + BUFFER EMPTY - TURN OFF WART, SET TRAN-ON FLAG TO O, EXIT ROUTINE
           491
492
493
494
495
496
497
498
500
501
                                3E 28
D3 71
AF
                                                                                                                                  Code for Reset TX Pending in WR1
Send to UART. TX interrupts now stopped
Clear A register
Flag now indicates transmitter off
                     000C
000E
0010
                                                                                                     A,28H
(SIO_O_AC),A
                                                                                           XOR
                                                                                                     (TONO),A
                                  32 00 00
                                                               Ε
                                                                                           LĎ
                                                                         SEND HOST A TX EMPTY INTERRUPT - CHECK SEMAPHORE REG. FIRST
                     0014
0017
0019
                               3A 02 80
CB 7F
C2 14 00
                                                                                          LD A,(SEM_REG)
BIT 7,A
JP NZ,??0002
                                                                       +??0002
                                                                                                                                    Retrieve contents of Semaphore register Is bit 7 set? If so check again else cont.
                                                               C
          SEMAPHORE REGISTER SET - SEND INTERRUPT TO HOST & RELEASE SEMAPHORE
                                                                                                    HL,INT_COND
PORTO,(HL)
HL,ICR_TAB
DE,PORTO
HL,DE
TX_ICR,(HL)
(SEM_REG),A
??0003
                                                                                                                                    Retrieve address of Int Cond register
Set bit for Port Specific interrupt
Retrieve address of ICR TAB
Get index to ICR TAB
Obtain effective address
Set correct bit in ICR TAB
Clear bit 7 of sem. reg by writing to it
Go to end of routine
                    001C
001F
0021
0024
0027
0028
002A
                                       00 C0
C6
00 00
00 00
                                                               Ε
                                                                                          ADD
SET
LD
JP
                                       C6
02 80
42 00
                                                               C
                                                                        RETRIEVE CHARACTER FROM FIFO AND INCREMENT POINTERS
                                                                                                                                    Retrieve the base upper byte of pointer
Get lower byte of head pointer index
Add base lower byte to index
Save head pointer so can use A register
RETRIEVE CHARRCIER
Send character to UART
Get lower byte again
Increment lower byte of head pointer
TMSK isolates lower mibble (index)
Save updated pointer (lower byte)
                    0030
0032
0035
0037
0038
0039
003C
                                                                                          LD D,TX_BASE
LD A,(THEAD_0)
ADD A,TFIFO_0
LD E,A
LD A,(DE)
OUT (S10_0_AD),A
LD A,E
                                 16 C7
3A 00 00
C6 A0
5F
                                                                       +320001
                                                               Ε
                                                                                          OUT
LD
INC
                                       70
                                 E6 0F
32 00 00
                                                                                                     TMSK
                                                                                           AND
                     003F
                                                               Ε
                                                                                                     (THEAD_0),A
                                                                                          ĒX EXX
                    0042
0043
0044
0045
                                D9
08
FB
ED
                                                                      +320003
                                                                                                     AF.AF
                                                                                           EI
RETI
                                                                        ; TRANSMIT ISR FOR PORT #1
          532
                                                                       TX_1
          534
535
                    0047
                                                                                          TX_ISR SIO_O_BC,TON1,THEAD_1,SIO_O_BD,TFIFO_1,TTAIL_1,PORT1
                                                                                                                                    !CAUTION If this routine is interrupted, use push and pop or may lose reg. data
                    0047
          536
537
                                                                                                    AF.AF
```

```
ERR LINE
                    ADDR B1 B2 B3 B4
                                                                                                                Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                   PAGE
          TEST IF TX BUFFER IS EMPTY
                                                                                                           A, (THEAD_1)
B, A
A, (TTAIL_1)
                      0049
004C
004D
0050
                                  3A 00 00
47
3A 00 00
                                                                   Ε
                                                                                                                                                     Retrieve value in Head pointer index
                                                                   Ε
                                                                                                                                            Retrieve value in Tail pointer index
Compare; if Head*Tail then buffer is empty
if not empty, jump over next code sectio
                                   20 24
                                                                                                           NZ,??0004
                                                                            BUFFER EMPTY - TURN OFF WART, SET TRAN-ON FLAG TO O, EXIT ROUTINE
                                                                                                           A,28H
($10_0_BC),A
                      0053
0055
0057
                                  3E 28
D3 73
AF
                                                                                                                                          Code for Reset TX Pending in WR1
Send to UART. TX interrupts now stopped
Clear A register
Flag now indicates transmitter off
                                                                                                           (TON1),A
                                    32 00 00
                                                                   Ε
                      0058
                                                                                                 LD
                                                                             SEND HOST A TX EMPTY INTERRUPT - CHECK SEMAPHORE REG. FIRST
                                  3A 02 80
CB 7F
C2 5B 00
                                                                                                LD A,(SEM_REG) Retrieve contents of Semaphore register BIT 7,A Is bit 7 set? If so check again else cont. JP NZ,??0005
                      005B
005E
                                                                           ∤??0005
                                                                   C
                                                                              SEMAPHORE REGISTER SET - SEND INTERRUPT TO HOST & RELEASE SEMAPHORE
                                  21 00 C0
CB CE
21 00 00
11 01 00
19
CB C6
32 02 80
C3 89 00
                                                                                                          HL,INT_COND
PORT1,(HL)
HL,ICR_TAB
DE,PORT1
HL,DE
TX_ICR,(HL)
(SEM_REG),A
??0006
                                                                                                                                            Retrieve address of Int Cond register
Set bit for Port Specific interrupt
Retrieve address of ICR TAB
Get index to ICR TAB
Obtain effective address
Set correct bit in ICR TAB
Clear bit 7 of sem. reg by writing to it
Go to end of routine
                      0063
0066
0068
006B
006E
006F
0071
                                                                                                SET
LD
LD
ADD
                                                                   Ε
                                                                                                 SET
                                                                   C
                                                                              RETRIEVE CHARACTER FROM FIFO AND INCREMENT POINTERS
                                                                                                                                            Retrieve the base upper byte of pointer Get lower byte of head pointer index Add base lower byte to index Save head pointer so can use A register RETRIEVE CHARACIER Send character to UART Get lower byte again Increment lower byte of head pointer TMSK isolates lower nibble (index) Save updated pointer (lower byte)
                                  16 C7
3A 00 00
C6 90
5F
                                                                                                LD D,TX_BASE
LD A,(THEAD 1)
ADD A,TFIFO_I
LD E,A
LD A,(DE)
OUT ($10_0_BD),A
LD A,E
                      0077
0079
007C
007E
007F
                                                                           220004
                                                                   E
                                  1A
D3 72
7B
3C
E6 OF
32 00 00
                      0080
0082
0083
0084
0086
                                                                                                 LD
INC
AND
                                                                                                           A TMSK
                                                                                                           (THEAD_1),A
                                                                   E
                                                                                                 LD
                      0089
008A
008B
                                                                          +??0006
                                                                                                      EXX
AF,AF'
                                   08
FB
ED 4D
                      008C
                                                                                                 ŘĒTI
           589
                                                                            ; TRANSMIT ISR FOR PORT #2
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                      Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                PAGE
                        008E
                                                                                  TX_2
                                                                                                      TX_ISR SIO_1_AC,TON2,THEAD_2,SIO_1_AD,TFIFO_2,TTAIL_2,PORT2
            592
593
594
595
596
597
599
600
                       008E
008F
                                                                                                                                                     !CAUTION If this routine is interrupted, use push and pop or may lose reg. data
                                                                                                                AF.AF'
                                                                               + TEST IF TX BUFFER IS EMPTY
                                     3A 00 00
47
3A 00 00
                                                                                                                  A, (THEAD_2)
B,A
A, (TTAIL_2)
                       0090
                                                                        Ε
                                                                                                                                                               Retrieve value in Head pointer index
                       0093
0094
0097
                                                                                                                                                     Retrieve value in Tail pointer index
Compare; if Head=Tail then buffer is empty
If not empty, jump over next code sectio
                                                                        Ε
            601
                                      B8
            602
603
604
605
606
                                      20 24
                        0098
                                                                                                                  NZ,??0007
                                                                                  BUFFER EMPTY - TURN OFF WART, SET TRAN-ON FLAG TO 0, EXIT ROUTINE
                                                                                                                                                   Code for Reset TX Pending in WR1
Send to UART. TX interrupts now stopped
Clear A register
Flag now indicates transmitter off
                       009A
009C
009E
009F
                                   3E 28
D3 B1
AF
32 00 00
                                                                                                                  A,28H
(SIO_1_AC),A
            608
                                                                                                                  (TON2),A
           609
610
611
612
613
614
615
                                                                        Ε
                                                                               + SEND HOST A TK EMPTY INTERRUPT - CHECK SEMAPHORE REG. FIRST
                       00A2 3A 02 80
00A5 CB 7F
00A7 C2 A2 00
                                                                                                      LD A,(SEM_REG) Retrieve contents of Semaphore register BIT 7,A Is bit 7 set? If so check again else cont. JP NZ,??0008
                                                                                +??0008
            617
618
619
620
621
623
624
625
626
627
628
                                                                                  SEMAPHORE REGISTER SET - SEND INTERRUPT TO HOST & RELEASE SEMAPHORE
                       00AA
00AD
00AF
00B2
00B5
00B6
00B8
                                    21 00 C0
CB D6
21 00 00
11 02 00
19
CB C6
32 02 80
C3 D0 00
                                                                                                                 HL, INT_COND
PORT2, (HL)
HL, ICR_TAB
DE, PORT2
HL, DE
TX_ICR, (HL)
(SEM_REG), A
??0009
                                                                                                                                                    Retrieve address of Int Cond register
Set bit for Port Specific interrupt
Retrieve address of ICR TAB
Get index to ICR TAB
Obtain effective address
Set correct bit in ICR TAB
Clear bit 7 of sem. reg by writing to it
Go to end of routine
                                                                                                      SET
LD
LD
ADD
SET
LD
JP
                                                                        Ε
                                                                        C
                                                                                  RETRIEVE CHARACTER FROM FIFO AND INCREMENT POINTERS
            629
6301
6332
6334
6336
6336
637
6440
6442
6443
                                                                                                     LD D.TX BASE
LD A.(THERD 2)
ADD A.THERD 2)
ADD A.THERD 2
LD E.A
LD A.(DE)
OUT (SIO_1 AD),A
LD A.E
INC A.
AND TMSK
LD (THEAD_2),A
                                                                                                                                                     Retrieve the base upper byte of pointer Get lower byte of head pointer index Add base lower byte to index Save head pointer so can use A register RETRIEVE CHARACTER Send character to UART Get lower byte again Increment lower byte of head pointer TMSK isolates lower nibble (index) Save updated pointer (lower byte)
                                    16 C7
3A 00 00
C6 80
5F
1A
D3 B0
7B
3C
                       00BE
00C0
00C3
00C5
00C6
00C7
00C9
00CA
00CB
                                                                                +??0007
                                     E6 0F
32 00 00
                                                                        Ε
                                                                                                     EXX
EX AF,AF'
                       00D0
00D1
00D2
                                     D9
08
FB
                                                                               +??0009
```

ERR LINE	ADDR	B1 B2 B3 B4		Z80 ASSEMBLER VER 3.0MR	PAGE 5
644	00D3	ED 4D	•	RETI	
646			; TRANS	MIT ISR FOR PORT 43	
648 649	00D5		_TX_3 +;	TX_ISR SIO_1_8C,TON3,THEAD_3,SIO_1_BD,TFIFO	_3,TTAIL_3,PORT3
650 651 652 653	00D5 00D6	08 08	* *:	EXX !CAUTION If this routin EX AF,AF' use push and pop or may	
654 655	00D7	3 <u>9</u> 00 00	E +	F TX BUFFER IS EMPTY LD A.{THEAD_3} Retrieve value in H	ead pointer index
656 657 658 659	00DA 00DB 00DE 00DF	47 3A 00 00 B8 20 24	E .	LD B;A LD A;(TTAIL_3) Retrieve value in T CP B Compare; if Head=Tail t JR NZ_??9010 If not empty, jump o	hen buffer is empty
660 661 662			BUFFE	EMPTY - TURN OFF WART, SET TRAN-ON FLAG TO O	, EXIT ROUTINE
663 664 665 666 667	00E1 00E3 00E5 00E6	3E 28 D3 B3 AF 32 00 00	E	LD A,28H OUT (SIO_1_BC),A XOR A LD (TON3),A Code for Reset TX Pendi Send to UART. TX int Clear A register Flag now indicates trans	errupts now stopped
668 669			+ SEND I	IOST A TX EMPTY INTERRUPT - CHECK SEMAPHORE RE	G. FIRST
670 671 672	00EE	3A 02 80 CB 7F C2 E9 00	+??0011 C +	1D A,(SEM_REG) Retrieve contents of BIT 7,A Is bit 7 set? If so che JP NZ,??0011	Semaphore register ck again else cont.
673 674 675			+ SEMAPI	ORE REGISTER SET - SEND INTERRUPT TO HOST & R	ELEASE SEMAPHORE
676 677 678 679 680 681 682 683	00F1 00F4 00F6 00F9 00FC 00FD 00FF	21 00 C0 CB DE 21 00 00 11 03 00 19 CB C6 32 02 80 C3 17 01	E .	LD HL,INT_COND SET PORT3,(HL) LD HL,ICR TAB LD DE,PORT3 ADD HL,DE SET TX ICR,(HL) LD (SEM REG),A JP 220012 Go to end of routine	ific interrupt _TAB s TAB by writing to it
684 685	****		· +:	EVE CHARACTER FROM FIFO AND INCREMENT POINTERS	
686 687 688 689 690 691 692	0105 0107 010A 010C 010D 010E 0110	16 C7 3A 00 00 C6 70 5F 1A D3 B2 7B	+??0010 E + +	LD D,TX BASE LD A,(THEAD 3) ADD A,TFIFO_3 LD E,A LD A,(DE) OUT (\$10_1_BD),A LD A,E Retrieve the base up Get lower byte of h Add base lower byte t Save head pointer so ca RETRIEVE CHARACTER Send character to UA Get lower byte again	per byte of pointer ead pointer index o index n use A register

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                 PAGE
                                                            Z80 ASSEMBLER VER 3.0MR
                                                                                                                           1
                                          ;SOURCE: &MXTMR
;PROGRAMMER: LIZ POTEET
      12345678901123456678
1111115456458
                                            4 CHANNEL DIO MUX (FORDYCE) - TIMER INTERRUPT SERVICE ROUTINE FOR 16 MILLSEC. TIME OUT
                                         LIST B
NAME MXTMR
COPY &MX4EQUS
LIST S
                                                    PUBLIC TMR_ISR
      460
461
462
463
464
465
466
467
468
                                           NAME: TMR_ISR
                                          DESCRIPTION:
This ISR is called every 16 milliseconds when the CTC downcounts to zero. The purpose of this routine is to send a Timer interrupt to the host.
                                          .
      470
                                                    CSEG
                                         THR_ISR:
                                                                            CAUTION! IF ANOTHER ISR CAN INTERRUPT, USE PUSH & POP SO THAT DONT LOSE REG. CONTENTS
      476
                                          ; CHECK SEMAPHORE BEFORE SETTING INTERRUPT
                                                    LD A, (SEM_REG)
BIT 7,A
JP NZ,TM1
      478
479
480
                                                                            Get contents of Sem_Reg
If bit 7=0 continue else recycle
            0002
0005
0007
                                         TM1:
                                          ; SEMAPHORE REG. SET - SEND INTERRUPT TO HOST AND RELEASE SEM. REGISTER
      482
                                                    LD HL, INT_COND
SET 6, (HL)
                                                                            Get address of Int_Cond register
Set bit for timer Interrupt
```

```
ERR LINE ADDR B1 B2 B3 B4

280 ASSEMBLER VER 3.0MR

PAGE 2

486 000F 32 02 80

LD (SEM_REG), A Clear bit 7 of Sem. reg by writing to it

488 0012 D9

489 0013 08

EXX
EX
EX
EX
490 0014 FB
491 0015 ED 4D

RETI
END
```

ERR LINE ADDR B1 B2 B3 B4 Z80 ASSEMBLER VER 3.0MR PAGE ;SOURCE: &MXHST ;PROGRAMMER: LIZ POTEET 1234567899101121314456789910455674569465 NAME MXHST COPY &MX4EQUS LIST \$ PUBLIC HSTINT PUBLIC EEE2, EEE3, EEE4, EEE5, EEE6, EEE7 EXTRN ISRPTO, ISRPT1, ISRPT2, ISRPT3 EXTRN THPTAB, CHNO TAB EXTRN MODOUT, THROFF, MX4ST 463 464 465 466 467 468 470 471 473 474 475 477 477 478 481 482 This file contains the service routine which is invoked by CTC-0 when the host puts an interrupt into the COMMAND register. This routine empties the contents of the CTRND TAB and COMMAND registers and begins checking the bits in both to determine what type of host interrupt was requested. When the interrupt has been interpreted and and serviced, the program jumps back to the beginning of this file to see if the host sent another interrupt during the course of the program. If the COM_REG is empty, the program will jump to the exit. If there is data in The COM_REG, the program will begin servicing that data. In other words, it is possible for this routine to service more than one host interrupt. The reason for this is that if the host sends an interrupt during the course of this routine (when interrupts are disabled) the card will not get it due to the inability of the CTC to buffer interrupts. FILES CALLED: MXPTO, MXPT1, MXPT2, MXPT3, MXMOD, EXTMR, MX4ST 484 CSEG 486 487 488 HSTINT: EXX EX AF, AF' CAUTION! IF ANOTHER ISR CAN INTERRUPT, USE PUSH & POP SO THAT DONT LOSE REG. CONTENTS

ERR	LINE	ADDR	81	B2	B 3	B4				Z80 ASSEMBLE	R VER 3.0MR	PAGE	2
	490							;GRAB	SEMAPHO	RE			
	492 493 494	0002 0005 0007	CB	7F	00 80		С	EEE1:	LD Bit JP	A, (SEM_REG) 7, A NŽ,EEE1	Contents of SEM_REG to A reg. Test bit 7. If=1 then recycle	:	
	496							;RETR	EVE VAL	UE IN COMMAND R	EG. & CMND_TAB.		
	498 499 500 501	000A 000D 000F 0011	3A FE 20 C3	00			С		LD CP JR JP	A,(COM_REG) 0 NZ,TST . EEE9	IS THE COMMAND REG. EMPTY? NO YES - EXIT ROUTINE		
	503 504 505 506	001A	01 11 21 ED	00	00		E	TST:	LD LD LD LDIR	BC,4 DE,TMPTAB HL,CMND_TAB	Writing contents of CMND_TAB t so that I can release the sema quickly.	o TMPTAB phore	
	508							;CLEAR	COMMAN	D REG. AND CHIND	_TAB		
	510 5112 513 514 515 516 517 518 519 521	001F 0020 0021 0024 0027 0028 0029 002B 002B 002C 002D	5F 9221 7723 7723 7723 7732	00	00		E		LD XOR LD LD LD INC LD INC LD INC LD	E,A A' (COM_REG),A HL,CHND_TAB (HL),A HL (HL),A HL (HL),A (HL),A (KL),A (SEM_REG),A	Save CONTIAND reg value in E re Clear CONMAND register Get address if command table Clear 1st byte in CMND-TAB Clear 2nd byte Clear 3rd byte Clear 4th byte Release SEM_REG by writing to		
	523 524 525 5267 5227 5229 5331 5334 535	0031 0032 0033	78 1F 5F					NOTE The the REG	i The jump in re is a	following jumps structions are time constraint - The E registe ring the jump to	S IN CMND_TAB (NOW IN TMPTAB) A should be treated as subroutinused instead because they are for this code. The instead to hold the contents of subroutine. In other words, in any of the following routine. Rotate Bit O of COMMAND reg da Store temporarily in E	of the A	

ERR L	INE	ADDR	81	B2	B 3	84			Z80 ASSEMBL	ER VER 3.0MR	PAGE 3	
,	536	0034	DA	00	00	E		JР	C,ISRPTO	If bit 0=1, jmp to Pt 0 inter	rupt routin	e
	539 540	0037 0038 0039 003A	7B 1F 5F DA	00	00	E	EEE2:	LD RRA LD JP	A,E E,A C,ISRPT1	Retrieve rotated pattern of A Rotate bit 1 into Carry flag Store value temporarily in E If bit 1=1, jmp to port 1 inte	reg.	ne.
	544 545	003D 003E 003F 0040	78 1F 5F DA	00	00	Ε	EEE3:	LD RRA LD JP	A,E E,A C,ISRPT2	Retrieve rotated bit pattern Rotate bit 2 into Carry flag Save temporarily in E registe If bit 2=1,jmp to port 2 inte	r	ne
	549 550	0043 0044 0045 0046	7B 1F 5F DA	00	00	E	EEE4:	LD RRA LD JP	A,E E,A C,ISRPT3	Retrieve rotated bit pattern Rotate bit 3 into Carry flag Save bit pattern temporarily If bit 3=1,jmp to port 3 inte	in E reg.	ne
	554 555	0049 0048 0046 004C	7B 1F 5F DA	00	00	Ε	EEES:	LD RRA LD JP	A,E E,A C,MODOUT	Retrieve rotated bit pattern Rotate bit 4 into Carry flag Save bit pattern temporarity If bit 4=1, jmp to Modem Out.	in E reg.	.ne
	559 560	004F 0050 0051 0052	7B 1F 5F DA	00	00	E	EEE6:	LD RRA LD JP	A,E E,A C,TMROFF	Rotate bit 5 into Carry flag If bit 5=1,jmp to Timer On/Of	f routine	
	564 565	0055 0056 0057 0058	78 1F 5F DA	00	00	E	EEE7:	LD RRA LD JP	A,E E,A C,MX4ST	Rotate bit 6 into Carry flag If bit 6=1,jmp to beginning o	f Self Test	
	569 570 571 572 573	0058 005E 005F 0062 0063 0064 0066	D9 32 08 FB		00 80	c	EEE9:	JP EXX LD EX EI RETI END	EEE1 (SEM_REG),A AF,AF'	Return to beginning of routing Release SEM_REG by writing to		

ERR LINE ADDR B1 B2 B3 B4 Z80 ASSEMBLER VER 3.0MR PAGE ;SOURCE: &MXEXT ;PROGRAPMER: LIZ POTEET 1234567891011221331445664574584459 4 CHANNEL DIO MUX (FORDYCE) - EXTERNAL STATUS INTERRUPT ISR'S * (C) COPYRIGHT HEWLETT-PACKARD COMPANY 1983. ALL RIGHTS
* RESERVED. NO PART OF THIS PROGRAM MAY BE PHOTOCOPIED,
* REPRODUCED OR TRANSLATED TO ANOTHER PROGRAM LANGUAGE WITHOUT
* THE PRIOR WRITTEN CONSENT OF HEWLETT-PACKARD COMPANY. LIST X
NAME MXEXT
COPY &MX4EQUS
LIST S PUBLIC EX_0,EX_1,EX_2,EX_3,MDM3_SUB,MDM1_SUB EXTRN RBRK_0,RBRK_1,RBRK_2,RBRK_3,STAT_0,STAT_1 EXTRN STAT_2,STAT_3,MODM_IN,MODM_MASK EXTERNAL STATUS INTERRUPT ROUTINES These ISR's are called when one of the SIO channels has a transition on either the Break,DCD,CTS, or SYNC inputs. A TX underrun will also cause this interrupt although these routines will not take any action if that is what has triggerd the ISR. This file contains the External Status ISR's for all four ports. However, each of the ports expects different combinations of transitions. Therefore the ISR's are different for each. The only thing in common is that each of the ports may get a Break condition. The following are the valid transitions for each port and an explanation of what these lines represent. Beginning or end of Break occurence Receiver Ready modem line change Clear to Send modem line change Data Mode modem line change BREAK PORT 0 -DCD CTS SYNC Beginning or end of Break occurence Incoming Call modem line change PORT 1 -BREAK DCD BREAK PORT 2 -Beginning or end of Break occurence Beginning or end of Break occurence BREAK The Break processing code of each ISR is contained in a macro called BREAK. This macro is part of the file &MX4EQU. UPON EXIT OF BREAK MACRO: B Register contains contents of SIO Read Reg. #0

ERR LINE	0000	B1 B2 B3 B4		Z80 ASSEMBLER VER 3.0MR PAGE 2
493 494	HUUK	81 82 83 84	; Exte	rnal Status interrupts have already been set
496				CSEG
498			; EXTER	NAL STATUS ISR FOR PORT #0
500 501	0000 0001	D9 08	EX_O	EXX !CAUTION - IF THIS ROUTINE IS INTERRUPTED EX AF,AF' USE PUSH & POP ELSE MAY LOSE REG. VALUES
503			;WAS TH	E INTERRUPT CAUSED BY BEGINNING OR END OF BREAK?
505 506 507 508 509	0002 0004 0007 000A 000D	OE 71 21 00 00 11 00 00 CD 4E 00 CD 80 00	ECCC	LD C,SIO O AC PARAMETERS FOR BREAK SUBROUTINE LD HL,RBRK-O LD DE,STAT-O CALL BRK SUB- CALL MDM3_SUB
511 512 513 514	0010 0011 0012 0013	D9 08 FB ED 4D		EXX EX AF,AF' EI RETI
516			; EXTER	NAL STATUS ISR FOR PORT #1
518 519	0015 0016		EX_1	EXX 1: CAUTION - IF THIS ROUTINE IS INTERRUPTED EX AF,AF' USE PUSH & POP ELSE MAY LOSE REG. VALUES
521			;WAS TH	E INTERRUPT CAUSED BY BEGINNING OR END OF BREAK?
523 524 525 526	0017 0019 001C 001F	0E 73 21 00 00 11 00 00 CD 4E 00	E E C	LD C,SIO_O_BC PARAMETERS FOR BREAK SUBROUTINE LD HL,RBRK_1 LD DE,STAT_1 CALL BRK_SUB
528 529 530	0022 0025	CD AF 00 D9	C ;CALL S	UBROUTINE WHICH DETERMINES WHETHER THE DCD INPUT LINE CHANGED CALL MDM1_SUB EXX

ERR LINE	ADDR	B1 B2 B3 B4		Z80 ASSEMBLE	R VER 3.0MR	PAGE 3
531 532 533	0026 0027 0028	08 FB ED 4D		EX AF,AF' EI RETI		
535			; EXTERN	AL STATUS ISR FOR PO	RT #2	
537 538	002A 002B	08 08	EX_2:	EXX EX AF,AF'	!CAUTION - IF THIS ROUTINE IS USE PUSH & POP ELSE MAY LOSE F	S INTERRUPTED REG. VALUES
540			;WAS THE	INTERRUPT CAUSED BY	BEGINNING OR END OF BREAK?	
542 543 544 545	002C 002E 0031 0034	OE B1 21 00 00 11 00 00 CD 4E 00	E E C	LD C,SIO_1_AC LD HL,RBRK_2 LD DE,STAT_2 CALL BRK_SUB	PARAMETERS FOR BREAK SUBROUTIN	¥Ε
547 548 549 550	0037 0038 0039 003A	D9 08 FB ED 4D		EXX EX AF,AF' EI RETI		
5 52.			; EXTERN	AL STATUS ISR FOR PO	RT #3	
554 555	003D 003C	08	EX_3:	EXX EX AF,AF'	!CAUTION - IF THIS ROUTINE IS USE PUSH & POP, ELSE MAY LOSE	INTERRUPTED REG. VALUES
557			;WAS THE	INTERRUPT CAUSED BY	BEGINNING OR END OF BREAK?	
559 560 561 562	003E 0040 0043 0046	OE B3 21 00 00 11 00 00 CD 4E 00	E E C	LD C,SIO_1_BC LD HL,RBRK_3 LD DE,STAT_3 CALL BRK_SUB	PARAMETERS FOR BREAK SUBROUTIN	VE
564 565 566 567 588	0049 0048 0046 004C	09 08 FB ED 4D	•	EXX EX AF,AF' EI RETI		

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                                     Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                                                                                      PAGE
                ******************
                                                                                                                   SUBROUTINE NAME: BRK SUB
                                                                                                                   DESCRIPTION: This purpose of this subroutine is to detect both the
beginning of Break and the end of Break in the SIO. The general
process of this routine is as follows:
                                                                                                                         IF START-OF-BREAK THEN
BEGIN
BREAK FLAG:=1
TURN OFF RX INTERRUPT
                                                                                                                                                                                                                                (*BRK flag=0 and Break bit in SIO=1
                                                                                                                                                                                                                                (*To prevent interrupt for null char
                                                                                                                          ELSE IF END-OF-BREAK THEN
                                                                                                                                                                                                                                (*BRK flag=1 and Break bit in SIO=0
                                                                                                                                        BEGIN
BREAK FLAG:=0
ERROR RESET THE CARD
                                                                                                                                             ERROR RESET THE CARD (*In case SIO is programmed for odd parity - null causes parity error SET BREAK BIT IN STATUS WORD ***assuming will get RX interrupt for the null char. when reinable
                                                                                                                  PARAMETERS:

#SIO - SIO 0 AC, SIO 0 BC, SIO 1 AC, SIO 0 BC
#BRK - RBRK 0, RBRK 1, RBRK 2, RBRK 3

#STAT - STAT_0, STAT_1, STAT_2, STAT_3

passed in DE reg
                                                                                                                   UPON EXIT - B-REGISTER CONTAINS CONTENTS OF SIG READ REGISTER #0
                                                                                                                     *****************************
                                                                                                               BRK_SUB: IN B,(C)
LD A,10H
OUT (C),A
BIT 0,(HL)
JR NZ,B1
BIT 7,82
                                004E
0050
0052
0054
0056
0058
                                                   ED 40
3E 10
ED 79
CB 46
20 11
CB 78
28 23
                                                                                                                                                                                                               Get contents of SIO Read Reg. Reset the Ext/Status Interrupt
                                                                                                                                                                                                               Was start of break previously detected?
                                                                                                                                                                                                              Yes
Is this a Break Interrupt?
No, go to exit
                610
611
612
613
614
615
616
617
618
620
                                                                                                                  START OF BREAK DETECTED - SET BRK FLAG AND TURN OFF RX INTERRUPTS
                                                                                                                                            SET 0,(HL)
LD A,1
OUT (C),A
LD A,7
OUT (C),A
JP B2
                                005C
005E
0060
0062
0064
0066
                                                 CB C6
3E 01
ED 79
3E 07
ED 79
C3 7F 00
                                                                                                                                                                                                              Set BRK flag to 1
Turn off RX interrupts - This prevents
the interrupt for the null character
preempting the one for end of break
                                                                                                  C
                                                                                                                 END OF BREAK DETECTED - CLEAR BRK FLAG, ERROR RESET, SET STATUS BYTE, AND REENABLE RX INTERRUPTS
                                0069 CB 78
                                                                                                                B1:
                                                                                                                                             BIT 7.B
                                                                                                                                                                                                               Is this the end of bread detection?
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                                   Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                                                                                     PAGE
                                                 20 12
CB 86
3E 30
ED 79
62
CB E6
3E 01
ED 79
3E 17
ED 79
                                                                                                                                                           NZ, (30, A
(30, A
(30, A
(41, A) A
                                                                                                                                                                                                             No - go to exit
Reset bit 0 of BRK flag
Error reset the port in case prog. for odd
parity..null will cause a parity error
Upper byte of status reg. address to H
Lower byte of status reg. address to L
Set bit for Break in Status byte
Reenable the RX interrupts
                                006B
                               006B
006D
006F
0071
0073
0074
0075
0077
0079
007B
                                                                                                                                             RES
LD
OUT
                624
625
626
627
628
629
631
632
633
634
                                                                                                                                             LD
LD
SET
LD
OUT
                              007F C9
                                                                                                               B2:
                                                                                                                                                                                                               ;Return to calling address
                635
                                                                                                                                            RET
                                                                                                                 DESCRIPTION: The purpose of this subroutine is to detect the status of the three modem input lines in SIO O channel A and see whether or not there has been a change in the lines (i.e. whether the lines are the same as recorded in the MODM IN register). The three lines are the DCD, CIS, and SYNC lines which are used as modem lines RR, CS, and DM. If there has been a change in the lines, the MODM_IN register will be change accordingly and an interrupt will be sent to the host. The following is a pseudocode version of the following routine.
                                                                                                                  SUBROUTINE NAME: MOM3_SUB
                                                                                                                    ROTATE CONTENTS OF READ REG. O RIGHT 2 BITS (*To align with MODM_IN ISOLATE DCD, SYNC, AND CTS BITS
IF BITS FROM READ REGISTER O ARE SAME
AS CORRESPONDING BITS FROM MODM_IN, EXIT
ELSE
MODM_IN(BITS 1-3):=READ REG. O BITS
IF MODM_IN.AND.MODM_MASK>O THEN
SEND ROST MODEM INPUT LINE CHANGE INTERRUPT
                658
659
660
661
662
663
664
665
                                                                                                                     UPON ENTRY: B REGISTER CONTAINS VALUE OF RRO IN SIG O CHA A
                                                                                                                 CALLED BY: EX_O and INIT
                                                                                                             MDH3_SUB:
LD
RRA
RRA
AND
                                                                                                                *********************
                               0080
0080
0081
0082
0083
                                                                                                                                                                                                             Contents of SIO Read Reg. O to A-reg
Rotate right two bits positions for a
position match with MODM-IN register
Isolate DCD,SYNC,and CTS bits
                                                                                                                                                         A,B
```

ESMSK1

```
ERR LINE ADDR
                                        B1 B2 B3 B4
                                                                                                                              Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                              PAGE
                        0085
0086
0089
008A
008C
008D
                                                                                                                                                              Temporary hold in B-reg
Get contents of MODM-IN register
Temporary hold in C-reg
Isolate RR,DM, &CS bits from MODM-IN
Change in the modem lines?
No - go to exit
                                                                                                                         B,A
A,(MODM_IN)
C,A
ESMSK1
B
Z,E2
            672
673
674
675
                                        47
38 00 00
4F
                                                                                                            LD
LD
                                        E6 0E
A8
28 1F
                                                                                                            AND
XOR
JR
            679
                                                                                       ;SET NEW BITS IN MODM_IN REGISTER
                                                                                                                                                              Save XOR'd value in D; holds changed lines Get original contents of MODM_IN reg. Isolate bit 0 - IC line New modem line bits with old IC bit Save new value in MODM_IN Get changed lines byte Get address of Modem Mask Does the host want an interrupt on changes No - go to exit
                        008F
0090
0091
0093
0094
0097
0098
                                       57
79
E6 01
B0
32 00 00
7A
21 00 00
R6
            681
683
684
685
686
687
688
                                                                                                                        A,C
ESMSK2
                                                                                                                          (MODM_IN),A
                                                                           Ε
                                                                                                                          HL , MODM_MASK
                         0090
                                        28 10
            691
                                                                                       ;SEND HOST A MODEM INPUT CHANGE INTERRUPT - FIRST GRAB SEMAPHORE
            693
694
695
                         009E
00A1
00A3
                                        3A 02 80
CB 7F
C2 9E 00
                                                                                                                        A, (SEM_REG)
7, A
NZ,E1
                                                                                                                                                              Retrieve address of semaphore register If bit 7=0, continue, else check again
            697
                                                                                       ;SEM_REG SET - SEND INTERRUPT TO HOST AND RELEASE SEMAPHORE REGISTER
                                                                                                                        HL, INT_COND
MOD_INT, (HL)
(SEH_REG),A
                                                                                                                                                              Get address of INT_COND register
Set bit for Modem Input line change
Clear bit 7 of Sem. reg by writing
                                        21 00 CO
                                        ČB EE
32 02 80
                         00A9
            700
701
                                                                                                                                                                                                                                                       to it
            703
                         OORE C9
                                                                                      E2:
                                                                                                            RET
            705
706
707
708
709
710
711
712
713
714
715
                                                                                         SUBROUTINE NAME: MDM1_SUB
                                                                                      DESCRIPTION: The purpose of this subroutine is to determine whether or not the DCD line in SIO 0 channel B changed. This modem line represents the IC line. The SIO Read Register O is read to determine the current status of the DCD line. This bit is then compared with bit 0 of the MODM IN register to see if there has been a change. If so, bit 0 in MODM IN is set to reflect the change and the MODM MASK register is checked to see if the host wants an interrupt. The following is a pseudocode version of the routine.
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                       PAGE
       717
718
719
720
721
722
723
724
725
726
727
728
730
731
                                                         COMPARE DCD BIT WITH IC BIT IN MODM_IN REGISTER IF NOT EQUAL THEN BEGIN
                                                              GIN
CHANGE IC BIT IN MODM_IN REGISTER TO MATCH DCD BIT
RETRIEVE MODM MASK
IF MODM_MASK (IC bit) SET THEN SEND HOST AN INPUT MODEM
LINE CHANGE INTERRUPT
                                                         UPON ENTRY: B register contains value of SIO 0 cha B Read Reg. 0
                                                         CALLED BY: EX_1 and INIT
                                                       733
734
735
736
               00AF
00AF
00B2
                                                      MOM1_SUB:
                                                                                                    Get contents of MODM_IN register
B-reg has RRO contents - is DCD bit set?
                                                                            A, (MODM_IN)
3,B
Z,EE1
                         3A 00 00
CB 58
                                                                     LD
BIT
JR
                                                E
                              ŏč
                         CB 47
20 28
CB C7
32 00
C3 CB
       738
739
740
741
742
                                                                            IC_BIT,A
NZ,EE4
IC_BIT,A
(MODM_IN),A
               00B6
00B8
00BA
00BC
                                                                     BIT
JR
                                                                                                     Is IC bit in MODM_IN reg. set?
Yes - bits match - go to exit
                                                                                                     Set IC bit in MODM_IN register
                                                                            IC_BIT,A
Z,EE4
IC_BIT,A
(MODM_IN),A
                         CB 47
28 1C
CB 87
32 00 00
               00C2
00C4
00C6
00C8
                                                      EE1:
                                                                     BIT
                                                                                                     Is IC bit in MODM_IN reg. set? No - bits match - go to exit
                                                                     ŘËS
                                                Ε
                                                                                                     Reset IC bit in MODM_IN register
        749
                                                       ; IF IC BIT IN MODM_MASK SET, SEND THE HOST AN INTERRUPT
                         21 00 00
CB 46
28 10
                                                                     LD HL, MODM MASK
BIT IC_BIT, (FL)
JR Z,EE4
        751
752
753
                                                                                                     Get address of Modm Mask
Test the IC bit in Modm_Mask
If set, send interrupt, else jump to exit
                                                Ε
        755
                                                       :SEND HOST A MODEM INPUT CHANGE INTERRUPT - FIRST GRAB SEMAPHORE
                                                                            A, (SEM_REG)
7,A
NZ,EE3
               00D2
00D5
00D7
                         3A 02 80
CB 7F
C2 D2 00
                                                                                                     Retrieve address of semaphore register If bit 7=0, continue, else check again
        757
758
                                                      EE3:
                                                       ;SEM_REG SET - SEND INTERRUPT TO HOST AND RELEASE SEMAPHORE REGISTER
        761
```

ERR LINE ADDR B1 B2 B3 B4

Z80 ASSEMBLER VER 3.0MR

PAGE 8

763 00DA 21 00 C0 764 00DD CB EE 765 00DF 32 02 80 LD HL,INT_COND SET MOD_INT,(HL) LD (SEM_REG),A

Get address of INT_COND register Set bit for Modem Input line change Clear bit 7 of Sem. reg by writing to it

767 00E2 C9

769 00E3

EE4:

RET END

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                       Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                   PAGE
                                                                       ;SOURCE: &MXPTO
;PROGRAMMER: LIZ POTEET
          1234567890
1112345567890
445567890
                                                                           4 CHANNEL DIO MUX (FORDYCE) - HOST ISR - PORT SPECIFIC INTERRUPTS FOR PORT 0
                                                                       * (C) COPYRIGHT HEWLETT-PACKARD COMPANY 1983. ALRICHTS

* RESERVED. NO PART OF THIS PROGRAM MAY BE PHOTOCOPIED,

* REPRODUCED OR TRANSLATED TO ANOTHER PROGRAM LANGUAGE WITHOUT

* THE PRIOR WRITTEN CONSENT OF HEWLETT-PACKARD COMPANY.
                                                                                         NAME MXPTO
COPY &MX4EQUS
LIST S
                                                                                         PUBLIC ISRPTO
                                                                                         EXTRN THPTAB, CONFG_0, WR3_0, WR4_0, WR5_0, BD_0, TTAIL_0 EXTRN THEAD_0, TONO, BD_TAB, EEE2, SNOBRK, HSTCON, BITS_0
                                                                        4634465
4667
4667
467
477
477
477
477
477
                                                                       DESCRIPTION: This file contains part of the Interrupt Service for a host interrupt. In particular, it contains the routines for a port specific interrupt for port 0. The first part of this file contains the code which accesses TMPTAB, the four byte table which identifies port specific interrupts. Each of the relevant bits in the TMPTAB location is then checked (there can be more than one interrupt at a time).
                                                                                                             Reg. D - contains the TMPTAB bits
Reg. E - DO NOT USE. Reserved by Caller
                                                                        REGISTER USAGE:
                                                                        CALLED BY (FILE): &MXHST
                                                                        CALLS(FILE): &MXSBR
          480
                                                                                         CSEG
          482
483
484
485
486
487
                    0000
0000
0003
0004
0005
0006
                                                                       ISRPTO:
                                                                                                  HL,TMPTAB
A,(HL)
                                21 00 00
7E
1F
57
                                                                                         LD
LD
RRA
                                                                                                                                  No index for 0. Retrieve TMPTAB data
Rotate bit 0 into Carry flag
Save remaining bits in D
If bit 0=0, jump
```

Ď2 5F 00

C

ERR	LINE	ADDR	B1 B2	B3 B4		Z80 ASSEMB	LER VER 3.0MR	PAGE 2
	489					; CONFIGURATION DATA CHANGE	INTERRUPT	
	490 491 492 493 494 495 496 497					characteristics of the liby the host. This is di the BD registers. The inumber of stop bits, and register is the index to	tine is to reconfigure the JART and change the baud r. one by decoding the CONFG CONFG register contains the d number of bits per chara o the BO table which contained le value for the baud rate	ete as desired register and e parity type, eter. The BD ins the CTC Channel
	499					;DECIPHER CONFIGURATION RE	GISTER	
	501 502	0000 0000	3A 00	00	E	LD A, (CONFG_O)	Retrieve contents of co	•
	503	000F	32 00	00	E	LD (BITS_0),A	Save bits mask for RX o	iata
	505					;LOAD SIO REGISTER 4 WITH	APPROPRIATE BITS	
	507 508 509 511 512 513 514 515 516 517	0012 0013 0015 0016 0019 001B 001C 001E 0020 0022	78 E6 0F 47 3A 00 E6 F0 0E 71 2E 04 ED 79 32 00	00	E	LD A,B AND OFH LD B,A LD A,(WR4_0) AND OFOH OR B LD C,SIO_O_AC LD L,4 OUT (C),L OUT (C),L OUT (C),A	Obtain original pattern Clear out upper byte Save pattern temporaril: Get copy of current WR4 Clear out lower byte Merge new lower byte with Set SIO register pointe Send out new WR4 value Save copy of WR4	value th orig. upper byte
	519					;LOAD SIO REGISTER S WITH	APPROPRIATE BITS	
	521 522 523 524 525 526 527 528 529	0027 0028 0029 002A 002D 002F 0030 0032	7C 17 47 3A 00 E6 9F 80 2E 05 ED 69 ED 79		Ε	LD A,H RLA LD B,A LD A,(WR5 0) AND 100111T1B OR B LD L,5 OUT (C),L OUT (C),A	Retrieve original value Hove one position to le Hold temporarily Clear out bit positions Put new bits in WR5 loc. Pointer to WR5 Pattern to WR5	ft to match WR5 5 & 6 in WR5
	530	0036	32 00		E	ĽĎ (WŔŚ_O),A	Save new value of WR5	
	532					;LOAD SIO REGISTER 3 WITH	APPROPRIATE BITS	
ŀ	534	0039	78			LD A,B	Retrieve bits for # of	oits per character

```
ERR LINE
                      ADDR B1 B2 B3 B4
                                                                                                                 Z80 ASSEMBLER VER 3.0MR
                                                                           +;HEAD<>TAIL - THERE ARE CHARACTER TO RETRIEVE
           5823
5834
5855
5867
5890
5991
5993
5995
5996
5996
600
                                                                                                                                              Retrieve the base upper byte of pointer Get head pointer index. Add base of lower byte. Save head pointer so can use A reg. Retrieve character Send character to UART Get lower byte again Increment lower byte of head pointer Isolate lower mibble(index)of pointer Save updated pointer (lower byte)
                                                                                                           H,TX_BASE
A,(THEAD_O)
A,TFIFO_O
L,A
A,(HL)
(SIO_O_AD),A
A,L
THSK
(THEAD_O),A
                      0075
0077
0078
007C
007D
007E
0080
0081
0082
                                   26 C7
3A 00
C6 A0
6F
7E
D3 70
7D
3C
                                          C7
00 00
A0
                                                                   Ε
                                                                                                 E6 0F
32 00 00
                                                                                                             (THEAD_0),A
                                                                   Ε
                                                                                                  LD
                                                                              TURN ON TRANSMITTER FLAG
                      0087 3E 01
0089 32 00 00
                                                                                                             A.1
(TONO),A
                                                                    Ε
                                                                             ??0001:
                                                                                                     ENDM
                                                                                                                                              Retrieve remaining bit pattern from TMPTAB
Rotate bit 1 into Carry flag
Save remaining bit in 0
If bit 1=0, jump
           602
603
604
605
                      008C
008D
008E
008F
                                   7A
1F
57
D2 9A 00
                                                                                                  LD
RRA
                                                                                                            A,D
                                                                                                            D.A
NC.P3
                                                                                                 JP
                                                                    C
           607
                                                                              :SEND BREAK INTERRUPT
                      0092
0095
0097
                                                                                                 LD HL,WR5_0
LD C,SIO_0_AC
CALL SNOBRK
                                    21 00 00
0E 71
CD 00 00
           609
610
                                                                                                                                               Parameters for SNDBRK subroutine
                                                                   E
           611
                                                                   Ε
           613
                      009A
                                   C3 00 00
                                                                    Ε
                                                                             P3:
                                                                                                 JΡ
                                                                                                            EEE2
                                                                                                                                               Return to caller
                      009D
                                                                                                 END
           615
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                          Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                          PAGE
                                                              ;SOURCE: &MXPT1
;PROGRAMMER: LIZ POTEET
         12345678901112345567890
111123445690
                                                                4 CHANNEL DIO MUX (FORDYCE) - HOST ISR - PORT SPECIFIC INTERRUPTS
FOR PORT 1
                                                             NAME MXPT1
COPY &MX4EQUS
LIST S
                                                                              PUBLIC ISRPT1
                                                                             EXTRN TMPTAB, CONFG 1, WR3 1, WR4 1 WR5 1, BD 1, TTAIL 1 EXTRN THEAD_1, TON1, BD_TAB, EEE3, BITS_T, SNOBRK, HSTCON
         465466784674773447764778
                                                              DESCRIPTION: This file contains part of the Interrupt Service for a host interrupt. In particular, it contains the routines for a port specific interrupt for port 1. The first part of this file contains the code which accesses THPTAB, the four byte table which identifies port specific interrupts. Each of the relevant bits in the THPTAB location is then checked (there can be more than one interrupt at a time).
                                                              REGISTER USAGE:
                                                                                              Reg. D - contains the TMPTAB bits
Reg. E - DO NOT USE. Reserved by Caller
                                                              CALLED BY (FILE): &MXHST
                                                              CALLS(FILE): &MXSBR
         480
                                                                              CSEG
         482
483
484
485
486
487
                 0000
0000
0003
0004
0005
0006
0007
                                                             ISRPT1:
                            21 00 00
23
7E
1F
57
D2 60 00
                                                                             LD
INC
LD
RRA
LD
JP
                                                                                      HL,TMPTAB
HL
A,(HL)
                                                      Ε
                                                                                                                 Get to correct byte in table for PT 1
No index for 0. Retrieve TMPTAB data
Rotate bit 0 into Carry flag
Save remaining bits in D
If bit 0=0, jump
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                PAGE
                                                                                        CONFIGURATION DATA CHANGE INTERRUPT
                                                                                             The purpose of this routine is to reconfigure the line characteristics of the UART and change the baud rate as desired by the host. This is done by decoding the CONFG register and the BD registers. The CONFG register contains the parity type, number of stop bits, and number of bits per character. The BD register is the index to the BD table which contains the CTC Channel Control Word and prescale value for the baud rate requested.
            492
493
494
495
496
497
498
             500
                                                                                        DECIPHER CONFIGURATION REGISTER
                                                                                                              LD A, (CONFG_1)
CALL HSTCON
LD (BITS_1),A
            502
503
504
                         000A
000D
0010
                                         3A 00 00
CD 00 00
32 00 00
                                                                                                                                                                   Retrieve contents of configuration reg.
                                                                                                                                                                   Save bits mask for RX data
                                                                                        ;LOAD SIO REGISTER 4 WITH APPROPRIATE BITS
            506
                                       78
E6 0F
47
3A 00 00
E6 F0
B0
0E 73
2E 04
ED 69
ED 79
32 00 00
                                                                                                                                                                Obtain original pattern again
Clear out upper byte
Save pattern temporarily
Get copy of current WR4 value
Clear out lower byte
Merge new lower byte with orig. upper byte
                         0013
0014
0016
0017
001A
001C
001D
001F
0021
0023
0025
                                                                                                                          A,B
OFH
                                                                                                              AND
LD
AND
            509
510
511
512
513
514
515
516
517
518
                                                                                                                          B,A
A,(WR4_1)
OFOH
                                                                                                                          C,SIO_O_BC
(C),L
(C),A
(WR4_1),A
                                                                                                              OR
LD
LD
OUT
OUT
                                                                                                                                                                 Set SIO register pointer to WR4
Send out new WR4 value
Save copy of WR4
                                                                             Ε
                                                                                                              ĽĎ
                                                                                        ;LOAD SIO REGISTER 5 WITH APPROPRIATE BITS
            520
                                       7C
17
47
3A 00 00
E6 9F
B0
2E 05
ED 69
ED 79
32 00 00
                                                                                                                                                                 Retrieve original value of bits 4 & 5
Move one position to left to match WRS
Hold temporarily
                         0028
0029
002A
002E
0030
0031
0033
0035
                                                                                                              LD A
LD D
OR LD T
OUT
            522
523
524
525
526
527
528
529
530
531
                                                                                                                          A,H
                                                                                                                          B , A
A . (l
                                                                                                                         Ã, (WR5_1)
100111T1B
B
                                                                             Ε
                                                                                                                                                                 Clear out bit positions 5 & 6 in WR5 Put new bits in WR5 location
                                                                                                                          B
L,5
(C),L
(C),A
(WR5_1),A
                                                                                                                                                                Pointer to UR5
Pattern to UR5
Save new value of UR5
                                                                            Ε
                                                                                                              ĹĎ
                                                                                        ;LOAD SIO REGISTER 3 WITH APPROPRIATE BITS
            533
```

```
Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                                         3
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                                                                                                      PAGE
                       003A
003B
003C
003D
0040
0042
0043
0048
                                                                                                                                                          Retrieve bits for # of bits per character
Rotate one position for WR3
Save temporarily
Get contents of WR3
Clear bits 6 & 7
Put new bits in WR3 pattern
                                                                                                         LD AND OR LD OUT OUT
                                     78
17
47
38 00 00
E6 3F
80
32 00 00
2E 03
ED 69
ED 79
            536
537
538
539
540
541
542
543
                                                                                                                    B,A
                                                                                                                     A, (WR3_1)
001111T1B
                                                                         E
                                                                                                                      .
(WR3_1),A
                                                                                                                                                          Store pattern
                                                                         E
                                                                                                                     (C);A
                                                                                                                                                          Register pointer to WR3
Pattern to WR3
            546
                                                                                    ;CHANGE BAUD RATE - BD REG. IS INDEX TO BD_TAB
                                                                                                                                                         Get contents of BD reg - index to BD_TAB
Multiply by 2 (2 dimentional table)
Subtract 2 for effective address
Get address of BD_TAB
Trying to put A reg value into a
register pair
Clear upper byte of BC reg. pair
Add index to base
Get CTC Channel Control Word from BD_TAB
Send to CTC channel*
Get second byte in table
Get CTC Time Constant value
Send to CTC channel*
Retrieve remaining bit pattern from TMPTAB
Rotate bit 2 into Carry flag
Save remaining bit in D
If bit 2=0, jump
                                                                                                                    A,(BD_1)
A,A
A,2
HL,BD_TAB
C,A
B,A
HL,BC
A(HL)
(CTC_O_C1),A
HL
                                                                                                         LD
ADD
SBC
LD
                        004C
004F
0050
0052
0055
                                      3A 00 00
87
DE 02
21 00 00
4F
                                                                         Ε
            549
550
551
552
553
554
555
556
557
560
561
562
                                                                         E
                        0056
0057
0058
                                                                                                         XOR
LD
ADD
LD
OUT
LD
LD
CUT
LD
RRA
                                      09
7E
D3 D1
                        0058
0059
005C
005D
005E
0060
0061
                                                                                                                A, (HL)
(CTC_0_C1),A
                                      03 D1
                                                                                   P1:
                                                                                                         ÎD D.A
JP NC,P2
            563
                         0063
                                      D2 8D 00
                                                                         C
                                                                                    TRANSMIT BUFFER NOT EMPTY
            566
            568
569
570
571
572
573
574
575
576
577
578
579
581
582
                        0066
                                                                                                         HOSTTX TON1, THEAD_1, TTAIL_1, SIO_O_BD, TFIFO_1
                                                                                                                                                          Get contents of Transmitter Flag
Rotate bit 0 into Carry flag
If flag=1 jump
                                                                                                         LD
RRA
                                      3A 00 00
1F
38 21
                                                                                                                  A,(TON1)
                        0066
                                                                         Ε
                         0069
                                                                                                                  C,??0001
                                                                                    TRANSMITTER IS OFF. CHECK IF HEAD = TAIL
                                      3A 00 00
47
3A 00 00
88
28 17
                        006C
006F
0070
0073
0074
                                                                                                                    A, (THEAD_1)
B,A
A, (TTAIL_1)
                                                                         E
                                                                                                                                                                    Retrieve value in Head pointer index
                                                                                                         LD
LD
CP
JR
                                                                                                                                                          Retrieve value in Tail pointer index
Compare; if Head=Tail then buffer is empty
If empty, jump to end
                                                                         E
                                                                                                                    B
Z,??0001
                                                                                 + HEAD<>TAIL - THERE ARE CHARACTER TO RETRIEVE
                        0076 26 C7
                                                                                                         LD
                                                                                                                    H,TX_BASE
                                                                                                                                                          Retrieve the base upper byte of pointer
```

	ERR	LINE	ADDR	81	B2	B 3	B4			Z80 ASSEMBL	ER VER 3.0MR	PAGE	4
		585 586 588 589 590 591 593 594 595 596 598 599	0078 007B 007D 007E 007F 0081 0082 0083 0085	C6 6F 7E D3 7D 3C E6 32	90 72 0F 00	00	E	turn on	LD ADD LD OUT LD INC AND LD I TRAN	A, (THEAD 1) A, TFIFO_1 L, A A, C A, C A, C A, C A CTHEAD 1), A SMITTER FLAG A, C	Get head pointer index Add base of lower byte Save head pointer so can use A Retrieve character Send character to UART Get lower byte again Increment lower byte of head p Isolate lower nibble(index)of Save updated pointer (lowe	ointer pointer	
I		600						??0001:	EN	DM			
۱		602 603	008E	7A 1F				P2:	LD RRA	A,D	Retrieve remaining bit pattern	from TM	IPTAB
l		604 605	008F 0090	57 D2	98	00	С		LD JP	D.A NC,P3	Rotate bit 1 into Carry flag If bit=0,jump		
I		607						;SEND BR	EAK I	NTERRUPT			
-		609 610 611	0093 0098	0E	00 73 00		E		CALL LD LD	HL,WRS_1 C,SIO_0_BC SNDBRK	Parameters for SNOBRK subrouti	ne	
		613	0098	СЗ	00	00	E	P3:	JP	EEE3	Return to caller		
I		615	009E						END				

ĴĎ JP

С

D,A NC,P1

ERR LINE	ADDR	B1	82	В3	B4		Z80 ASSEMBLER VER 3.0MR	PAGE	2
491							;CONFIGURATION DATA CHANGE INTERRUPT		
492 493 494 495 496 497 498 499							The purpose of this routine is to reconfigure the line characteristics of the UART and change the baud rate as by the host. This is done by decoding the CONFG register the BD registers. The CONFG register contains the parity number of stop bits, and number of bits per character. register is the index to the BD table which contains the Control Word and prescale value for the baud rate request	and type, he BD CTC Cha	innel
501							;DECIPHER CONFIGURATION REGISTER		
503 504	000B		00			E	LD A,(CONFG_2) Retrieve contents of configura CALL HSTCON	tion re	g.
505	0011		õõ			Ē	LD (BITS_2),A Save bits mask data for RX cha	racters	•
507							;LOAD SIO REGISTER 4 WITH APPROPRIATE BITS		
509 510 511 512 513 514 515 516	0014 0015 0017 0018 001B 001D 001E 0020	47 38 66 80	0F 00 F0 B1			E	LD A,B Obtain original pattern again AND OFH Clear out upper byte LD B,A Save pattern temporarily Get copy of current WR4 value Clear out lower byte OR B Merge new lower byte with orig. LD C,SIO_i_AC LD L,4 OUT (C),L Set SIO register pointer to WR4		byte
518 519	0024 0026	ED	79 00			Ε	OUT (C),L Set SIO register pointer to WR4 OUT (C),A Send out new WR4 value LD (WR4_2),A Save copy of WR4		
521							;LOAD SIO REGISTER 5 WITH APPROPRIATE BITS		
523 524 525 526 527 528 529 530 531 531	0029 002A 002B 002C 002F 0031 0032 0034 0036	E6 80 2E ED ED	96 9F			E	LD A,H Retrieve original value of bits RLA Hove one position to left to ma LD B, (WRS_2) AND 1001111B Clear out bit positions 5 & 6 i OR B Put new bits in WRS location LD L,S OUT (C),L Pointer to WRS OUT (C),A Pattern to WRS LD (WRS_2),A Save new value of WRS	tch WR5	i
534							;LOAD SID REGISTER 3 WITH APPROPRIATE BITS		

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                    PAGE
                                                                           +; HEAD <> TAIL - THERE ARE CHARACTER TO RETRIEVE
           585
586
587
588
589
590
591
592
593
594
                                                                                                                                             Retrieve the base upper byte of pointer Get head pointer index Add base of lower byte Save head pointer so can use A reg. Retrieve character Send character to UART Get lower byte again Increment lower byte of head pointer Isolate lower nibble(index)of pointer Save updated pointer (lower byte)
                                  26 C7
3A 00 00
C6 80
F7E
D3 B0
7D
3C
                                                                                                           H,TX BASE
A,(THEAD_2)
A,TFIFO_2
L,A
A,(HL)
(SIO_1_AD),A
A,L
THSK
(THEAD_2),A
                                                                                                LD D LD T LOUD LNC D
                      0077
0079
007C
007E
007F
0080
0082
0083
0084
0086
                                                                   F
                                   Ĕ6 OF
32 00 00
           595
596
597
                                                                                                            (THEAD_2),A
                                                                   Ε
                                                                                                LD
                                                                             TURN ON TRANSMITTER FLAG
           598
599
600
601
602
                                   3E 01
32 00 00
                      0089
                                                                                                LD
                                                                                                            A,1
(TON2),R
                       8800
                                                                             ??0001:
                                                                                                     ENDM
                                                                                                                                              Retrieve remaining bit pattern from TMPTAB
Rotate bit 1 into Carry flag
Save remaining bit in 0
If bit 1=0,jump
           604
605
606
607
                      008E
008F
                                   7A
1F
57
                                                                                                           A,D
                                                                             P2:
                                                                                                           D,A
NC,P3
                      0090
                                                                                                ĮP
LD
                                   D2 9C 00
                                                                    C
                                                                             :SEND BREAK INTERRUPT
           609
                                   21 00 00
0E 81
CD 00 00
                                                                                                LD HL,WR5_2
LD C,SIO_T_AC
CALL SNOBRK
                      0094
0097
                                                                    Ε
                                                                                                                                              Parameters for SNDBRK subroutine
                                                                    Ε
                       0099
                       0090
                                   C3 00 00
                                                                             P3:
                                                                                                JΡ
                                                                                                            EEE4
                                                                                                                                              Return to caller
           617 009F
                                                                                                 END
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                           Z80 ASSEMBLER VER 38.00MR
                                                                                                                                                                                                         PAGE
                                                                         SOURCE: &MXPT3;PROGRAMMER: LIZ POTEET
           4 CHANNEL DIO MUX (FORDYCE) - HOST ISR - PORT SPECIFIC INTERRUPTS FROM PORT 3
                                                                        NAME MXPT3
COPY &MX4EQUS
LIST S
                                                                                           PUBLIC ISRPT3
                                                                                           EXTRN THPTAB, CONFG_3, WR3_3, WR4_3, WR5_3, BD_3, TTAIL_3
EXTRN THEAD_3, TON3, BD_TAB, EEE5, BITS_3, $NOBRK, HSTCON
                                                                        DESCRIPTION: This file contains part of the Interrupt Service for a host interrupt. In particular, it contains the routines for a port specific interrupt for port 3. The first part of this file contains the code which accesses TMPTAB, the four byte table which identifies port specific interrupts. Each of the relevant bits in the TMPTAB location is then checked (there can be more than one interrupt at a time).
                                                                         REGISTER USAGE:
                                                                                                                Reg. D - contains the TMPTAB bits Reg. E - DO NOT USE. Reserved by Caller
                                                                         CALLED BY (FILE): &MXHST
           480
                                                                                           CSEG
                     0000
0000
0003
0004
0005
0006
0007
0008
          482
483
484
485
486
487
488
489
                                                                         ISRPT3:
                                 21 00 00
23
23
23
7E
1F
57
                                                                                                     HL,TMPTAB
HL
HL
HL
A, (HL)
                                                                                           LD
INC
INC
INC
LD
RRA
LD
                                                                                                                                      Get to correct byte in table for PT 1 No index for 0. Retrieve THPTAB data Rotate bit 0 into Carry flag Save remaining bits in D
                                                                                                      D,A
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                         Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                                                      PAGE
                                                                                                        JP NC,P1
                                                                                                                                                        If bit 0=0, jump
            490
                      0009 D2 62 00
                                                                        С
                                                                                    CONFIGURATION DATA CHANGE INTERRUPT
            492
493
494
495
496
497
498
499
500
                                                                                   The purpose of this routine is to reconfigure the line characteristics of the UART and change the baud rate as desired by the host. This is done by decoding the CONFG register and the BD registers. The CONFG register contains the parity type, number of stop bits, and number of bits per character. The BD register is the index to the BD table which contains the CTC Channel Control Word and prescale value for the baud rate requested.
            502
                                                                                    :DECIPHER CONFIGURATION REGISTER
                                                                                                         LD A,(CONFG_3)
CALL HSTCON
LD (BITS_3),A
            504
505
506
                                      3A 00 00
CD 00 00
32 00 00
                                                                                                                                                            Retrieve contents of configuration reg.
                                                                                                                                                            Save the bits mask data for RX characters
                                                                                    ;LOAD SIO REGISTER 4 WITH APPROPRIATE BITS
            508
                                     78
E6 0F
47 00 00
E6 F0
0E B3
2E 04
ED 69
ED 79
32 00 00
                                                                                                                    A,B
OFH
B,A
A,(WR4_3)
OFOH
B,SIO_1_BC
L,4
(C),L
(C),A
(WR4_3),A
                                                                                                                                                         Obtain original pattern again
Clear out upper byte
Save pattern temporarily
Get copy of current WR4 value
Clear out lower byte
Merge new lower byte with orig. upper byte
                       0015
0016
0018
0019
001C
001E
0021
0023
0025
0027
            510
511
512
513
514
515
516
517
519
520
                                                                                                        LD AND LD OUT LD TLD
                                                                         Ε
                                                                                                                                                         Set SIO register pointer to WR4
Send out new WR4 value
Save copy of WR4
                                                                         Ε
            522
                                                                                   ; LOAD SIO REGISTER 5 WITH APPROPRIATE BITS
                       002A
002B
002C
002D
0030
0032
0033
0035
0037
                                     7C
17
47
3A 00 00
E6 9F
B0
2E 05
ED 69
ED 79
32 00 00
                                                                                                                                                          Retrieve original value of bits 4 & 5
Move one position to left to match WR5
Hold temporarily
                                                                                                         LD
RLA
LD
LD
AND
OR
LD
OUT
                                                                                                                    А,Н
            524
525
526
527
528
529
530
531
532
533
                                                                                                                    B,A
A,(WR5_3)
10011111B
B,5
(C),L
(C),A
(WR5_3),A
                                                                                                                                                          Clear out bit positions 5 \& 6 in WR5 Put new bits in WR5 location
                                                                                                                                                          Pointer to WR5
Pattern to WR5
                                                                                                                                                          Save new value of WR5
            535
                                                                                   :LOAD SIO REGISTER 3 WITH APPROPRIATE BITS
```

ERR LINE	ADDR	B1	B 2	83	B4			Z80 ASSEMBLE	R VER 3.0MR	PAG	ξE	3
537 538 539 540 542 543 544 545 546	003C 003D 003E 003F 0042 0044 0045 0048 004R	E6 B0 32 2E ED	00 3F	00	E		LD RLA LD LD OR LD LD OUT OUT	A,B B,A A,(WR3_3) 001111T1B B (WR3_3),A L,3 (C),L	Retrieve bits for # of bits p Rotate one position for WR3 Save temporarily Get contents of WR3 Clear bits 6 & 7 Put new bits in WR3 pattern Store pattern Register pointer to WR3 Pattern to WR3	er ch	narac	ter
548						; CHANGE B	AUD	RATE - BD REG.	IS INDEX TO BD_TAB			
550 5512 5522 5533 5534 5556 5577 5586 5579 560 562	004E 0052 0054 0057 0058 0058 0058 0056 0056 0056 0060	87 DE1 4F 47 09 7E D3 7E D3	02 00 E1		E	P1:	LD ADD SBC LD LD XOR LD ADD LD OUT LD OUT LD	A, (BD_3) A, A A, 2 HL, BD_TAB C, A B, A HL, BC A, (HL) (CTC_1_C1), A HL (HL) (CTC_1_C1), A	Get contents of BD reg - inde Multiply by 2 (2 dimentional Subtract 2 for effective addr Get address of BD_TAB Trying to put A reg value int register pair Clear upper byte of BC reg. p Add index to base Get CTC Channel Control Word Send to CTC Channel* Get second byte in table Get CTC Time Constant value Send to CTC channel*	table ess o a air from	BO_T	AB
565 566 567	0063 0064 0065	1F 57		00	c		RRA LD JP	D.A NC.P2	Rotate bit 2 into Carry flag Save remaining bit in D If bit 2=0, jump			
569			•	•••	·		BUF	FER NOT EMPTY I	• • •			
571	0068						HOST	TX TON3,THEAD_3	3,TTAIL_3,SIO_1_BD,TFIFO_3			
572 573 574 575 576	0068 0068	16		00	E	* *	LD RRA JR	A, (TON3) C,??0001	Get contents of Transmitter F Rotate bit 0 into Carry flag If flag=1 jump	lag		
577 578	***				_	+		IS OFF. CHECK				
579 580 581 582 583 584	006E 0071 0072 0075 0076	47 3A B8	00	00	E	•	LD LD CP JR	A, (THEAD_3) B, A A, (TTAIL_3) B Z,??0001	Retrieve value in Head po Retrieve value in Tail po Compare; if Head=Tail then bu If empty, jump to end	inter	r ind	ex

ERR	LINE	ADDR	B1	82	В3	B4			Z80 ASSEMBLE	ER VER 3.0MR	PAGE	4
	585 586 587 588	0078 007A	26 38	C7	00	Ε	; ;	TAIL -	THERE ARE CHAR H,TX BASE A,(THEAD_3)	RACTER TO RETRIEVE Retrieve the base upper byte Get head pointer index	of pointe	er
	589 590 591 592 593	007D 007F 0080 0081	C6 6F 7E D3	70 B2		•	• • •	ADD LD LD OUT	A, TFIFO_3 L, A A, (HL) (SIO_1_BD), A	Add base of lower byte Save head pointer so can use Retrieve character Send character to UART	A reg.	
	594 595 596 597 598	0083 0084 0085 0087		0F 00	00	E	+;	LD INC AND LD	A,L A TMSK (THEAD_3),A	Get lower byte again Increment lower byte of head Isolate lower nibble(index)of Save updated pointer (low	pointer	
	598 599 600 601 602 603	008A 008C	3E 32	01 00	00	E	; ;	N TRAN LD LD EN	SMITTER FLAG A,1 (†0N3),A DM			
	605 606 607 608	008F 0090 0091 0092	7A 1F 57 D2	9D	00	c	P2:	LD RRA LD JP	A,D D,A NC,P3	Retrieve remaining bit patter Rotate bit 1 into Carry flag Save remaining bit in D If bit 1=0, jump	n from Th	1PTAB
	610						;SEND B	REAK I	NTERRUPT			
	612 613 614	0095 0098 009A	21 0E CD	B 3	00 00	E		LD LD CALL	HL,WRS_3 C,SIO_T_BC SNOBRK	Parameters for SNDBRK subrout	ine	
	616	009D	C3	00	00	E	P3:	JP	EEE5	Return to caller		
	618	00A0						END				

ERR LINE	ADDR	B1 B2 B3 B4	Z80 ASSEMBLER VER 3.0MR	PAGE 2
490 491 492 493 495 496 497 498 499 500			UPON ENTRY: A REG. CONTAINS CONFG REG. VALUE D REG - USED BY CALLING ROUTINE - DO NOT ACCESS E REG - USED BY CALLING ROUTINE - DO NOT ACCESS UPON EXIT: A REG - CONTAINS RX BIT MASK VALUE B REG - CONTAINS CONFIG. DATA - LOWER NIBBLE H REG - CONTAINS B REG DATA + BITS/CHAR IN FORF FOR SIO REGISTERS CALLED BY(FILES): &MXPTO, &MXPT1, &MXPT2, &MXPT3	5
501			**************************************	****
503			;DECIPHER CONFIGURATION REGISTER	
505 506 507	0000 0002 0005		HSTCON: BIT 1,A Testing for parity check type JP Z,HC1 If bit=0, parity<>even - no char SET 0,A Parity even. Pattern must match	nge needed n SIO WR4
509			; CHANGE STOP BITS PATTERN - ADD 1 TO VALUE IN BITS 2&3	
511 512 513 514 515	0007 0008 0009 000A 000B	1F 1F 3C 17	HC1: RRA Rotate two bits right so can add RRA INC A RLA Rotate bits back in original pos RLA	
517			; CHANGE BITS-PER-CHAR. PATTERN TO MATCH SIO WR3 & WR5 - SWAP	BITS 4 & 5
519 520 521 522 523 524 525 526 527	000D 000F 0010 0011 0012 0014 0015	47 E6 10 17 78 26 20 1F 84	LD B,A Save current value temporarily in AND 10H Isolate bit 4 RLA Move to bit 5 position LD H,A Save temporarily LD A,B Retrieve other pattern AND 20H Isolate bit 5 RRA Move to the Bit 4 position OR H 'Or' both bits together - now sw LD H,A Save swapped bits temp.	-
529 530			DETERMINE NUMBER OF BITS PER CHARACTER AND PASS VALUE BACK TO CALLING ROUTINE IN THE A REGISTER.	°0
532 533 534	0017 0019 0018		CP 30H Eight bits per character? JR NZ,CON1 No LD A,OFFH Mask value for eight bit charact	rer

```
Z80 ASSEMBLER VER 3.0MR
ERR LINE ADDR B1 B2 B3 B4
                                                                                                                                                                                    PAGE
                                                                                  RET
                001D
         535
                  001E
0020
0022
0024
                                                                                  CP
JR
LD
RET
                                                                 CON1:
                                                                                                                        Seven bits per character?
         538
539
540
                                                                                                                        No
Mask value for seven bit character
                                                                                           20H
NZ,CON3
A,3FH
                                                                 CON2:
                                                                                                                        Six bits per character?
                                                                                                                        Mask value for six bit character
                  002D 3E 1F
                                                                 CON3:
                                                                                          A,1FH
                                                                                                                        Assume here five bits per character
                                                                 SUBROUTINE NAME: SNOBRK
                                                                 DESCRIPTION: This routine is used when the host sends the card a Send Break interrupt. A break interrupt can be either notifying the card to begin or to end a break. The card determines whether to begin or end break by checking the BREAK bit in the WR5 variable. If this bit (4) = 0 then this is the Start of Break. If bit 4=1 then this is the end of break and this routine will turn off the Break bit in SIO WR5. The following is a description of the process.
                                                                      IF BREAK bit=0 THEN
                                                                                                                                             (*Is this the beg. of break?
                                                                         BEGIN BEGIN SET WAS BIT 4 IN WAS VARIABLE (*Yes SEND NEW WAS VALUE TO REAL SIO WAS
                                                                      ENO
ELSE
BEGIN
                                                                                                                                              (*This is end of Break
                                                                             RESET WR5 BIT 4 IN WR5 VARIABLE
SEND NEW WR5 VALUE TO REAL SIO WR5
                                                                 PARAMETERS & REGISTER RESTRICTION:
Reg. HL: WRS 0,WRS 1,WRS 2,WRS 3
Reg. C: SIO 0 AC,SIO 0 BC,SIO 1 AC,SIO 1 BC
Reg. D: Used in Calling routine - DO NOT ALTER
Reg. E: Used in Calling routine - DO NOT ALTER
                                                                 SUBROUTINE CALLED BY (FILES):
ISRPO, ISRP1, ISRP2, ISRP3
```

```
PAGE
ERR LINE ADDR B1 B2 B3 B4
                                                                                         Z80 ASSEMBLER VER 3.0MR
                                                             SNOBRK: LD A, (HL)
BIT 4, A
JR NZ,SB1
                                                                                                                Get contents of WR5 value
Test Break bit
If bit=1, end of break - jump
         START BREAK - TURN ON BREAK BIT IN WRS AND SEND TO SIO
                 0035
0037
0039
003A
003C
003E
003F
                            3E 05
ED 79
7E
CB E7
ED 79
77
C3 4C 00
                                                                            LD
OUT
SET
OUT
LD
JP
                                                                                                               Register pointer to WRS
Get contents of WRS location
Set the Break bit
Send amended WRS copy to SIO WRS
Update stored WRS copy
                                                     C
                                                               END BREAK -TURN OFF BREAK BIT IN WRS AND SEND TO SIO
                           3E 05
ED 79
7E
CB A7
ED 79
                                                                                     A,5
(C),A
A,(HL)
4,A
(C),A
(HL),A
                  0042
0044
0046
0047
0049
004B
                                                                            LD
OUT
LD
RES
OUT
LD
                                                                                                               Set register pointer to WRS
Get contents of stored WRS copy
WRS bit 4 set to 0
WRS value to SIO
Update stored WRS copy
                  004C
004D
                                                             ŚB2:
                                                                            RET
                            C9
    ASSEMBLER ERRORS =
```

Z80 ASSEMBLER VER 3.0MR ERR LINE ADDR B1 B2 B3 B4 PAGE ;SOURCE: &MXMOD ;PROGRAMMER: LIZ POTEET 234567890112345667890 445590 4 CHANNEL DIO MUX (FORDYCE) + HOST ISR + MODEM OUTPUT CHANGE INTERRUPT. LIST X
NAME MXMOD
COPY &MX4EQUS
LIST S PUBLIC MODOUT EXTRN WR5_0,WR5_1,MODM_OUT,EEE6 463 464 465 466 467 468 467 473 474 475 476 477 478 DESCRIPTION:

This routine is basically a subroutine called by &MXHST when a Modem Output Change is sent by the host. The purpose of this routine is to set the modem output lines to match the bits pattern in the MODM OUT register. The procedure is then as follows:
The MODM OUT register is fetched and rotated right 1 bits so that bit 0 is in the Carry flag. If bit 0=1, the RS line will be set in the SIO (SIO #0 CH A RTS line). If bit 0=0, the RS line will be cleared. The same sequence is performed on bits 1 & 2. Bit 1 will determine whether the TR line (SIO #0 CH A DTR line) will be cleared or set. Bit 2 will determine whether the SR line (SIO #1 CH A RTS line). When all three bits are finished, the ISR will jump back to a label in &MXEXT. NOTE: This routine does not determine which bits in the MOD_OUT register have changed or not. Consequently, even though only one bit may have changed, this routine will affect all of the modem output lines, i.e. a line may be cleared which is already clear. 480 481 482 483 484 485 486 487 REGISTER RESTRICTIONS: E - Used in the Calling routine - Do Not Use Here CALLED BY (FILE): &MXHST

489

ERR	LINE	ADDR	B 1	В2	B 3	B4				Z80 ASSEMBLE	R VER 3.0MR		PAGE 2
	491 492 493	0000 0003 0004	3A 1 F 30		00		Ε	MODOUT:	LD RRA JR	A, (MODM_OUT) NC,M1	Get the contents Bit 0 (RS) to Ca If RS bit<>1, ju	rry	Out register
	495							;SET RS	OUT PU	T LINE			
	497 498 499 500	0006 0007 000A 000C	47 3A CB C3	CF			E C		LD LD SET JP	B,A A,(WR5_0) 1,A M2	Save value in B Retrieve content Set RTS bit in W	s of WR5 copy	ily
	502 503 504	000F 0010 0013	47 3A CB		00		E	M1:	LD LD RES	B,A A,(WR5_0) 1,A	Save value tempo Retrieve content Reset RTS bit in	s of WR5 copy	
	506 507 508 509 510 511	0015 0017 0019 001B 001D 0020	0E 16 ED 32 78	05 51 79	00		E	M2:	LD COUT OUT LD LD	C,SIO_O_AC D,5 (C),D (C),A (WR5_O),A A,B	Get address of S Register pointer Send new WR5 val Save copy of WR5 Get rotated copy	to WR5 ue to SIO	for next chk
	513							;CHECK T	R BIT				
	515 516	0021 0022	1 F 30	09					RRA JR	NC ,M3	Rotate Bit 1 (TR If Tr bit ← 1,		
	518							;SET TR	LINE		•		
	520 521 522 523	0024 0025 0028 002A	47 3A CB C3	FF			E		LD LD SET JP	B,A A,(WR5_0) 7,A m4	Save value in B Get saved copy o Set DTR bit in W	f WR5	ly
	525 526 527	002D 002E 0031	47 3A CB		00		Ε	M3:	LD LD RES	B,A A,(WR5_0) 7,A	Save value in B Get saved copy o Reset DTR bit in	f WRS	ly
	529 530 531 532 533	0033 0035 0037 0039 0038	0E 16 ED ED 32	05 51 79	00		Ε	M4:	LD LD OUT OUT LD	C,SIO_O_AC D,S (C),D (C),A (WRS_O),A	Get address of S Register pointer Send new WR5 val Store updated co	to WR5 ue to SIO	

ERR	LINE	ADDR	B 1	B2	B3 B4	,			Z80 ASSEMB	LER VER 3.0MR	PAGE	3
	534	003E	78					LD	A,B			
	536						;CHECK	SR BIT				
	538 539	003F 0040	1 F 30	08				RRA JR	NC,MS	Rotate Bit 3 (SR) into Carry If not set, go to exit		
	541						;SET SI	R LINE				
	543 544 545	0042 0045 0047	3A CB C3	CF		E		LD SET JP	A,(WR5_1) 1,A M6	Get saved copy of WRS Set RTS bit in WRS		
	547 548	004R 004D	3A CB	00		E	M5 :	LD RES	A, (WR5_1) 1,A	Get saved copy of WRS Reset RTS bit in WRS		
	550 551 552 553 554	004F 0051 0053 0055 0057	0E 16 ED ED 32	05 51 79	00	E	M6:	LD LD OUT OUT LD	C,SIO_O_BC D,5 (C),D (C),A (WR5_1),A	Register pointer to WRS Send WRS value to SIO Save updated value in WRS		
	556	005A	C3	00	00	Ε		JР	EEE8	Return to calling routine		
	558	005D						END				

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                                        Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                                                    PAGE
                                                                       ;SOURCE: &EXTMR
;PROGRAMMER: LIZ POTEET
          1234567890
1112345667890
445890
                                                                           4 CHANNEL DIO MUX (FORDYCE) - HOST ISR - CTC TIMER ON/OFF INTERRUPT
                                                                       * (C) COPYRIGHT HEWLETT-PACKARD COMPANY 1983. ALL RIGHTS
* RESERVED. NO PART OF THIS PROGRAM MAY BE PHOTOCOPIED,
* REPRODUCED OR TRANSLATED TO ANOTHER PROGRAM LANGUAGE WITHOUT
* THE PRIOR WRITTEN CONSENT OF HEWLETT-PACKARD COMPANY.
                                                                                         LIST X
NAME EXTMR
COPY &MX4EQUS
LIST S
                                                                                         PUBLIC THROFF
                                                                                         EXTRN THRFLG, EEE7
          462
463
464
465
4667
4689
471
473
474
475
477
                                                                       DESCRIPTION:
This routine is part of the Host Interrupt, Timer On/Off, and is 'called' by a routine in &MXEXI. The purpose of the following code is to either turn on or off the 16 Millisec Timer. A flag is checked to determine whether the timer is to be turned off or on. If TMRFLG=1, the timer is currently on and the interrupt is to turn it off. Conversely, if TMRFLG=0, the timer is currently off and the interrupt is signalling it to be turned back on.
                                                                       REGISTER RESTRICTION:
E - Used in the calling routine - Do Not Use
                                                                       CALLED BY (FILE): &MXHST
          479
                                                                                         CSEG
                                                                       THROFF: LD C,CTC_1_C2
LD A,(TMRFLG)
RRA
JR C,TO1
                                                                                                                                   Get address of CTC channel
Get contents of Timer flag
Rotate bit 0 into Carry flag
If timer now on, jump
                    0000 0E E2
0002 3A 00 00
0005 1F
0006 38 10
                                                                       ;TIMER OFF - TURN BACK ON
          486
```

```
ERR LINE ADDR B1 B2 B3 B4
                                                                                     Z80 ASSEMBLER VER 3.0MR
                                                                                                                                                                 PAGE
                                                                                                                                                                              2
                                                                                 A,CTCWRD
(C),A
A,TMRPRE
(C),A
A,1
(TMRFLG),A
                0008 3E A7
000A ED 79
000C 3E E7
000E ED 79
0010 3E 01
0012 3E 01
0015 C3 20 00
                                                                                                           Get CTC channel control word
Send to CTC
Get time constant register value
Send to CTC
Setting TMRFLG to 1
                                                                                                            Go to exit
                                                          ;TIMER ON NOW - TURN OFF
        496
                0018 3E 03
001A ED 79
001C AF
001D 32 00 00
                                                                         LD A,3
OUT (C),A
XOR A
LD (TMRFLG),A
        498
499
500
501
                                                                                                           Reset channel
Send to CTC
                                                          T01:
                                                                                                            Set timer flag=0 to reflect timer off
                                                                                  EEE7
        503 0020 C3 00 00
                                                         T02:
                                                                         JP
                                                                                                           Return to Caller
        505 0023
   ASSEMBLER ERRORS =
```